전자부품 데이터시트 검색엔진 |
|
CD54HC4017F3A 데이터시트(PDF) 6 Page - Texas Instruments |
|
|
CD54HC4017F3A 데이터시트(HTML) 6 Page - Texas Instruments |
6 / 14 page 6 FIGURE 3. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS Timing Diagrams FIGURE 4. FIGURE 5. Test Circuits and Waveforms (Continued) trCL tfCL GND VCC GND VCC 50% 90% 10% GND CLOCK INPUT DATA INPUT OUTPUT SET, RESET OR PRESET VCC 50% 50% 90% 10% 50% 90% tREM tPLH tSU(H) tTLH tTHL tH(L) tPHL IC CL 50pF tSU(L) tH(H) CL CL P N P N PN P N D CL Q C FF DETAIL CL CL CL CL CL CL Q R CLOCK MASTER RESET CLOCK ENABLE “0” “1” “2” “3” “4” “5” “6” “7” “8” “9” TERMINAL COUNT 0 1 2 3 4 5 6 7 8 9 0 1 2 CD54HC4017, CD74HC4017 |
유사한 부품 번호 - CD54HC4017F3A |
|
유사한 설명 - CD54HC4017F3A |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |