전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M390S6450CT1 데이터시트(PDF) 2 Page - Samsung semiconductor

부품명 M390S6450CT1
상세설명  64Mx72 SDRAM DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SAMSUNG [Samsung semiconductor]
홈페이지  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

M390S6450CT1 데이터시트(HTML) 2 Page - Samsung semiconductor

  M390S6450CT1 Datasheet HTML 1Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 2Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 3Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 4Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 5Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 6Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 7Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 8Page - Samsung semiconductor M390S6450CT1 Datasheet HTML 9Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
M390S6450CT1
PC133 Registered DIMM
Rev. 0.2 Sept. 2001
PIN CONFIGURATION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A12
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA12, Column address : CA0 ~ CA9, CA11
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data input/output mask
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
REGE
Register enable
The device operates in the transparent mode when REGE is low. When REGE is high,
the device operates in the registered mode. In registered mode, the Address and con-
trol inputs are latched if CLK is held at a high or low logic level. the inputs are stored in
the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm
Resistor on PCB. So if REGE of module is floating, this module will be operated as reg-
istered mode.
DQ0 ~ 63
Data input/output
Data inputs/outputs are multiplexed on the same pins.
CB0 ~ 7
Check bit
Check bits for ECC.
VDD/VSS
Power supply/ground
Power and ground for the input buffers and the core logic.


유사한 부품 번호 - M390S6450CT1

제조업체부품명데이터시트상세설명
logo
Samsung semiconductor
M390S6450ET1-C7A SAMSUNG-M390S6450ET1-C7A Datasheet
662Kb / 26P
   168pin Registered Module based on 256Mb E-die with 72-bit ECC
M390S6450ETU-C7A SAMSUNG-M390S6450ETU-C7A Datasheet
662Kb / 26P
   168pin Registered Module based on 256Mb E-die with 72-bit ECC
M390S6450HU1 SAMSUNG-M390S6450HU1 Datasheet
153Kb / 8P
   SDRAM Product Guide
M390S6450HUU SAMSUNG-M390S6450HUU Datasheet
153Kb / 8P
   SDRAM Product Guide
More results

유사한 설명 - M390S6450CT1

제조업체부품명데이터시트상세설명
logo
Hanbit Electronics Co.,...
HSD64M72D18RP HANBIT-HSD64M72D18RP Datasheet
201Kb / 11P
   Synchronous DRAM Module 512Mbyte (64Mx72bit), DIMM with PLL & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V
logo
Samsung semiconductor
M366S3253DTS SAMSUNG-M366S3253DTS Datasheet
159Kb / 11P
   32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD
M366S3253BTS SAMSUNG-M366S3253BTS Datasheet
167Kb / 10P
   32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD
M366S3253CTS SAMSUNG-M366S3253CTS Datasheet
159Kb / 11P
   32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD
M366S1654CTS SAMSUNG-M366S1654CTS Datasheet
173Kb / 11P
   16Mx64 SDRAM DIMM based on 16Mx16, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD
M390S2858DT1 SAMSUNG-M390S2858DT1 Datasheet
239Kb / 12P
   128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD
M366S3323DTS SAMSUNG-M366S3323DTS Datasheet
175Kb / 11P
   32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
PC133 SAMSUNG-PC133 Datasheet
166Kb / 11P
   32Mx64 SDRAM SODIMM based on 16Mx16, 4Banks, 8K Refresh,3.3V Synchronous DRAMs with SPD
KMM366S1623AT SAMSUNG-KMM366S1623AT Datasheet
810Kb / 12P
   16Mx64 SDRAM DIMM based on 8Mx8 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
M366S1623ET0 SAMSUNG-M366S1623ET0 Datasheet
176Kb / 12P
   16Mx64 SDRAM DIMM based on 8Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com