CS61318 datasheet(10/28 Pages) CIRRUS

부품명	CS61318

상세설명	E1 LINE INTERFACE UNIT

Download	28 Pages

Scroll/Zoom	100%

제조업체	CIRRUS [Cirrus Logic]

홈페이지	http://www.cirrus.com

Logo

10 / 28 page

CS61318

10

DS441PP2

paths, or it can be eliminated from the circuit by

setting the XTALIN, pin 9, high. The jitter attenu-

ator on the CS61318 does not require a crystal, and

can be activated by setting XTALIN, pin 9, low

(preferred) or by floating pin 9.

The jitter attenuator’s corner frequency is approxi-

mately 1.25 Hz in order to comply with ETSI 300

011, CTR12, and recommendation I.431. A typical

jitter attenuation graph is shown in Figure 8.

2.6

Receiver Loss of Signal

The receiver will indicate loss of signal by setting

LOS, pin 12 high (CR1.0 = 1 in host mode), upon

power up, reset, when receiver gain is maximized,

or upon receiving 175+/-15 consecutive zeros. Re-

ceived zeros are counted based on recovered clock

cycles. When in the LOS state, received data is not

output from RPOS/RNEG (RDATA); but is

squelched until the device comes out of LOS. The

LOS condition is exited using ITU-T G.775 crite-

ria, namely 12.5% ones density for 175+/-75 bit pe-

riods with no more than 100 consecutive zeros. The

receiver recovers signals down to -36 dB, and LOS

will be declared below this signal level.

In LOS, the RCLK frequency depends on whether

MCLK is applied, and whether the jitter attenuator

is in the transmit or receive path. If the jitter atten-

uator is in the receive path, the jitter attenuator will

hold over the average incoming data frequency pri-

or to LOS. RPOS (RDATA) and RNEG pins are

forced low upon LOS.

When the jitter attenuator is in the transmit path or

not used, the clock recovery is referenced to

MCLK, if provided, or the crystal oscillator. The

frequency of RCLK in this case will simply remain

slaved to the clock reference upon loss of data. The

recovered clock remains as a 50% duty cycle clock.

2.7

Local Loopback

Local loopback is selected by setting LLOOP, pin

27, high (CR1.6 = 1 in host mode). Selecting local

loopback causes clock and data presented on

TCLK, TPOS/TNEG (TDATA) to be output at

RCLK, RPOS/RNEG (RDATA). Inputs to the

transmitter are still transmitted on TTIP and

RCLK

LATN

1

2

3

4

5

LATN = 1 RCLK, 9.5 dB of Attenuation

LATN = 2 RCLK, 1 9.5

LATN = 3 RCLK, 28.5 dB of Attenuation

LATN = 4 RCLK, 0 dB of Attenuation

dB of Attenuation

Figure 7. LATN Pulse Width encoding

Frequency in Hz

10

20

30

40

50

60

1

10

100

1 k

10 k

Minimum Attenuation Limit

Measured Performance

0

CS61318

Figure 8. Typical Jitter Transfer Function

유사한 부품 번호 - CS61318

제조업체	부품명	데이터시트	상세설명
Cirrus Logic	CS61310	515Kb / 30P	T1 INE INTERFACE UNIT
Cirrus Logic	CS61310-IL	515Kb / 30P	T1 INE INTERFACE UNIT

More results

유사한 설명 - CS61318

제조업체	부품명	데이터시트	상세설명
Intel Corporation	LXT381II	226Kb / 36P	Octal E1 Line Interface Unit
Cirrus Logic	CS61880	791Kb / 70P	OCTAL E1 LINE INTERFACE UNIT
Exar Corporation	XR-T5793	164Kb / 16P	Quad E1 Line Interface Unit
	XRT5997	257Kb / 37P	Seven-Channel E1 Line Interface Unit
	XRT59L91	292Kb / 28P	Single-Chip E1 Line Interface Unit
	XRT82D20	206Kb / 27P	SINGLE CHANNEL E1 LINE INTERFACE UNIT
PMC-Sierra, Inc	PM4314	87Kb / 2P	Quad T1/E1 Line Interface Unit
Level One	LXT331	692Kb / 20P	Dual T1/E1 Line Interface Unit
Exar Corporation	XRT82D20	411Kb / 24P	SINGLE CHANNEL E1 LINE INTERFACE UNIT
Integrated Device Techn...	IDT82V2058	609Kb / 52P	OCTAL E1 SHORT HAUL LINE INTERFACE UNIT

More results

CS61318 데이터시트(PDF) 10 Page - Cirrus Logic

CS61318 데이터시트(HTML) 10 Page - Cirrus Logic

유사한 부품 번호 - CS61318

유사한 설명 - CS61318

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

데이터시트 다운로드

링크 URL