전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD54HC4059F3A 데이터시트(PDF) 2 Page - Texas Instruments

부품명 CD54HC4059F3A
상세설명  High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CD54HC4059F3A 데이터시트(HTML) 2 Page - Texas Instruments

  CD54HC4059F3A Datasheet HTML 1Page - Texas Instruments CD54HC4059F3A Datasheet HTML 2Page - Texas Instruments CD54HC4059F3A Datasheet HTML 3Page - Texas Instruments CD54HC4059F3A Datasheet HTML 4Page - Texas Instruments CD54HC4059F3A Datasheet HTML 5Page - Texas Instruments CD54HC4059F3A Datasheet HTML 6Page - Texas Instruments CD54HC4059F3A Datasheet HTML 7Page - Texas Instruments CD54HC4059F3A Datasheet HTML 8Page - Texas Instruments CD54HC4059F3A Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
2
The counter should always be put in the master preset mode
before the
÷5 mode is selected. Whenever the master preset
mode is used, control signals Kb = “low” and Kc = “low” must
be applied for at least 3 full clock pulses.
After Preset Mode inputs have been changed to one of the
÷
modes, the next positive-going clock transition changes an
internal flip-flop so that the countdown can begin at the
second positive-going clock transition. Thus, after an MP
(Master Preset) mode, there is always one extra count
before the output goes high. Figure 1 illustrates a total count
of 3 (
÷8 mode). If the Master Preset mode is started two
clock cycles or less before an output pulse, the output pulse
will appear at the time due. If the Master Preset Mode is not
used, the counter jumps back to the “Jam” count when the
output pulse appears.
A “high” on the Latch Enable input will cause the counter
output to remain high once an output pulse occurs, and to
remain in the high state until the latch input returns to “low”.
If the Latch Enable is “low”, the output pulse will remain high
for only one cycle of the clock-input signal.
Pinout
CD54HC4059
(CERDIP)
CD74HC4059
(PDIP, SOIC)
TOP VIEW
Functional Diagram
1
2
3
4
5
6
7
8
9
10
11
12
CP
LE
J1
J2
J3
J4
J16
J15
J14
J13
Kc
GND
16
17
18
19
20
21
22
23
24
15
14
13
VCC
J5
J6
J7
J8
J10
J12
Ka
Kb
Q
J9
J11
Q =
Kc
LE
Kb
Ka
CP
J1 - J16
f
IN
N
-------


TRUTH TABLE
MODE SELECT INPUT
FIRST COUNTING SECTION
LAST COUNTING SECTION
COUNTER RANGE
DESIGN
EXTENDED
Ka
Kb
Kc
MODE
DIVIDES-BY
CAN BE
PRESET
TO A MAX
OF:
(NOTE 1)
JAM
INPUTS
USED:
MODE
DIVIDES-BY
CAN BE
PRESET
TO A MAX
OF:
(NOTE 1)
JAM
INPUTS
USED:
MAX
MAX
H
H
H
2
1
J1
8
7
J2, J3, J4
15,999
17,331
L
H
H
4
3
J1, J2
4
3
J3, J4
15,999
18,663
HLH
5
(Note 2)
4
J1, J2, J3
2
1
J4
9,999
13,329
L
L
H
8
7
J1, J2, J3
2
1
J4
15,999
21,327
H
H
L
10
9
J1, J2, J3, J4
1
0
-
9,999
16,659
X
L
L
Master Preset
Master Preset
-
-
X = Don’t care
NOTES:
1. J1 = Least Significant Bit. J4 = Most Significant Bit.
2. Operation in the 5mode (1st counting section) requires going through the Master Preset mode prior to going into the 5mode. At power
turn-on, Kc must be “low” for a period of 3 input clock pulses after VCC reaches a minimum of 3V.
CD54HC4059, CD74HC4059
CD54HC4059, CD74HC4059


유사한 부품 번호 - CD54HC4059F3A

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD54HC4059F3A TI-CD54HC4059F3A Datasheet
352Kb / 14P
[Old version datasheet]   High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD54HC4059F3A TI-CD54HC4059F3A Datasheet
381Kb / 14P
[Old version datasheet]   High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
More results

유사한 설명 - CD54HC4059F3A

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD74HC4059 TI-CD74HC4059 Datasheet
54Kb / 7P
[Old version datasheet]   High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD54HC4059 TI-CD54HC4059_08 Datasheet
381Kb / 14P
[Old version datasheet]   High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD54HC4059 TI-CD54HC4059_07 Datasheet
352Kb / 14P
[Old version datasheet]   High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter
CD4059A TI1-CD4059A Datasheet
588Kb / 16P
[Old version datasheet]   CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER
CD4059AE TI1-CD4059AE Datasheet
533Kb / 14P
[Old version datasheet]   CMOS Programmable Divide-by-N Counter
CD4059A TI1-CD4059A_15 Datasheet
520Kb / 13P
[Old version datasheet]   CMOS Programmable Divide-by-N Counter
CD4059A TI-CD4059A Datasheet
394Kb / 9P
[Old version datasheet]   CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER
CD4522BE TI1-CD4522BE Datasheet
527Kb / 15P
[Old version datasheet]   CMOS Programmable BCD Divide-by-N Counter
CD4018B TI1-CD4018B_15 Datasheet
980Kb / 17P
[Old version datasheet]   CMOS Presettable Divide-by -N counter
logo
Intersil Corporation
CD4018BMS INTERSIL-CD4018BMS Datasheet
85Kb / 9P
   CMOS Presettable Divide-By- “N” Counter
November 1994
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com