IS61LV12816

Integrated Circuit Solution, Inc.

5

SR023_0C



!

"

#

$

%

&

'







-8

-10-12-15

Symbol Parameter

Min.

Max.

Min.

Max.

Min.

Max.

Min.

Max.

Unit

Read Cycle Time

8

—

10

—

12

—

15

—

ns

Address Access Time

—

8

—

10

—

12

—

15

ns

Output Hold Time

3

—

3

—

3

—

3

—

ns

CE Access Time

8

—

—

10

—

12

—

15

ns

OE Access Time

—

3

—

4

—

5

—

6

ns

—

3

—

4

—

5

0

6

ns

0

—

0

—

0

—

0

—

ns

0

3

0

4

0

5

0

8

ns

3

—

3

—

3

—

3

—

ns

LB, UB Access Time

—

3

—

4

—

5

—

6

ns

0

3

0

4

0

5

0

6

ns

LB, UB to Low-Z Output

0

—

0

—

0

—

0

—

ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of

0 to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC TEST CONDITIONS

Parameter

Unit

Input Pulse Level

0V to 3.0V

Input Rise and Fall Times

3 ns

Input and Output Timing

1.5V

and Reference Level

Output Load

See Figures 1 and 2

Notes:

1. The Vcc operating range for 8 ns is 3.3V +10%, -5%.

Symbol

Parameter

Conditions

Max.

Unit

Input Capacitance

6

pF

Input/Output Capacitance

8

pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

AC TEST LOADS

Figure 1.

Figure 2.

319

Ω

30 pF

Including

jig and

scope

353

Ω

OUTPUT

3.3V

319

Ω

5 pF

Including

jig and

scope

353

Ω

OUTPUT

3.3V