전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7933BRU 데이터시트(PDF) 7 Page - Analog Devices

부품명 AD7933BRU
상세설명  4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7933BRU 데이터시트(HTML) 7 Page - Analog Devices

Back Button AD7933BRU Datasheet HTML 3Page - Analog Devices AD7933BRU Datasheet HTML 4Page - Analog Devices AD7933BRU Datasheet HTML 5Page - Analog Devices AD7933BRU Datasheet HTML 6Page - Analog Devices AD7933BRU Datasheet HTML 7Page - Analog Devices AD7933BRU Datasheet HTML 8Page - Analog Devices AD7933BRU Datasheet HTML 9Page - Analog Devices AD7933BRU Datasheet HTML 10Page - Analog Devices AD7933BRU Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
Preliminary Technical Data
AD7933/AD7934
TIMING SPECIFICATIONS1
VDD = VDRIVE =2.7 V to 5.25 V, Internal/External VREF = 2.5 V, unless otherwise noted, FCLKIN = 24 MHz, FSAMPLE = 1.5 MSPS; TA = TMIN to
TMAX, unless otherwise noted.
Table 3.
Limit at TMIN, TMAX
Parameter
AD7933
AD7934
Unit
Description
fCLKIN2
10
10
kHz
min
24
24
MHz
max
tQUIET
10
10
ns min
Minimum time between end of read and start of next conversion, i.e., time from when the
data bus goes into three-state until the next falling edge of CONVST.
t1
10
10
ns min
CONVST Pulse Width.
t2
20
20
ns min
CONVST Falling Edge to CLKIN Falling Edge Setup Time.
t3
TBD
TBD
ns min
CLKIN Falling Edge to BUSY Rising Edge.
t4
0
0
ns min
CS to WR Setup Time.
t5
0
0
ns min
CS to WR Hold Time.
t6
25
25
ns min
WR Pulse Width.
t7
10
10
ns min
Data Setup Time before WR.
t8
5
5
ns min
Data Hold after WR.
t9
0.5 tCLKIN
0.5 tCLKIN
ns min
New Data Valid before Falling Edge of BUSY.
t10
0
0
ns min
CS to RD Setup Time.
t11
0
0
ns min
CS to RD Hold Time.
t12
55
55
ns min
RD Pulse Width.
t133
50
50
ns max
Data Access Time after RD.
t144
5
5
ns min
Bus Relinquish Time after RD.
40
40
ns max
Bus Relinquish Time after RD.
t15
15
15
ns min
HBEN to RD Setup Time.
t16
5
5
ns min
HBEN to RD Hold Time.
t17
10
10
ns min
Minimum Time between Reads/Writes.
t18
0
0
ns min
HBEN to WR Setup Time.
t19
5
5
ns min
HBEN to WR Hold Time.
t20
TBD
TBD
ns min
CLKIN Falling Edge to BUSY Rising Edge.
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
All timing specifications given above are with a 25 pF load capacitance. See
,
,
, and
.
Figure 37. AD7933/AD7934 Parallel Interface—Conversion and Read Cycle in Word Mode
(W/ = 1) Figure 38 Figure 39
Figure 40
2 Mark/space ratio for CLKIN is 40/60 to 60/40.
3 The time required for the output to cross TBD.
4 t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or
discharging the 25 pF capacitor. This means that the time, t14, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the
bus loading.
Rev. PrG | Page 7 of 32


유사한 부품 번호 - AD7933BRU

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7933BRU AD-AD7933BRU Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRU-REEL AD-AD7933BRU-REEL Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRU-REEL7 AD-AD7933BRU-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRUZ AD-AD7933BRUZ Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933BRUZ-REEL7 AD-AD7933BRUZ-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
More results

유사한 설명 - AD7933BRU

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7934 AD-AD7934_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7934BRUZ-REEL7 AD-AD7934BRUZ-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933 AD-AD7933_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7938 AD-AD7938 Datasheet
1Mb / 32P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrN
AD7938 AD-AD7938_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7938BSUZ AD-AD7938BSUZ Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7938 AD-AD7938_17 Datasheet
629Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7939 AD-AD7939_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7470 AD-AD7470_15 Datasheet
529Kb / 21P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470 AD-AD7470_03 Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com