전자부품 데이터시트 검색엔진 |
|
PMICTLF30681QVS01 데이터시트(PDF) 39 Page - Infineon Technologies AG |
|
PMICTLF30681QVS01 데이터시트(HTML) 39 Page - Infineon Technologies AG |
39 / 133 page Actual value BUCK1 Actual value VM1 Actual value BUCK2 Actual value VM2 R1VS or ENA Actual value BOOST1 VBOOST, UV VVM1,UV VVM2,UV VBUCK2,UV VBUCK1,UV tSTARTUP tBUCK1 tBUCK2 tBOOST1 tStartup,Total tVM1* tRD ROT VM1EN VM2EN Figure 5 Power sequencing The device releases the microcontroller reset signal with a configurable delay once the microcontroller supply voltage is within the operating band for a selectable time period DEVCFG0.RESDEL. For generation of the microcontroller reset signal (ROT) see Reset generation (ROT signal). The external voltage regulator monitored by VM1 must have a rise time, tVM1, that is shorter than the short-to- ground detection time, tVM1,StG, see Table 14. OPTIREG™ PMIC TLF30681QVS01 Power management IC Central functions Datasheet 39 Rev. 1.0 2020-04-08 |
유사한 부품 번호 - PMICTLF30681QVS01 |
|
유사한 설명 - PMICTLF30681QVS01 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |