์ „์ž๋ถ€ํ’ˆ ๋ฐ์ดํ„ฐ์‹œํŠธ ๊ฒ€์ƒ‰์—”์ง„
  Korean  โ–ผ

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

DS42585 ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 1 Page - Advanced Micro Devices

๋ถ€ํ’ˆ๋ช… DS42585
์ƒ์„ธ๋‚ด์šฉ  Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
Download  58 Pages
Scroll/Zoom Zoom In 100% Zoom Out
์ œ์กฐ์‚ฌ  AMD [Advanced Micro Devices]
ํ™ˆํŽ˜์ด์ง€  http://www.amd.com
Logo 

DS42585 ๋ฐ์ดํ„ฐ์‹œํŠธ(HTML) 1 Page - Advanced Micro Devices

 
Zoom Inzoom in Zoom Outzoom out
/ 58 page
 1 / 58 page
background image
PRELIMINARY
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice.
Publication# 25032
Rev: A Amendment/0
Issue Date: May 22, 2001
Refer to AMDโ€™s Website (www.amd.com) for the latest information.
DS42585
Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
Am29DL324D Bottom Boot 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only,
Simultaneous Operation Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM
DISTINCTIVE CHARACTERISTICS
MCP Features
s Power supply voltage of 2.7 to 3.3 volt
s High performance
โ€” 85 ns maximum access time
s Package
โ€” 73-Ball FBGA
s Operating Temperature
โ€” โ€“25ยฐC to +85ยฐC
Flash Memory Features
ARCHITECTURAL ADVANTAGES
s Simultaneous Read/Write operations
โ€” Data can be continuously read from one bank while
executing erase/program functions in other bank
โ€” Zero latency between read and write operations
s Secured Silicon (SecSi) Sector: Extra 64 KByte sector
โ€” Factory locked and identifiable: 16 bytes available for
secure, random factory Electronic Serial Number; verifiable
as factory locked through autoselect function.
โ€” Customer lockable: Can be read, programmed, or erased
just like other sectors. Once locked, data cannot be changed
s Zero Power Operation
โ€” Sophisticated power management circuits reduce power
consumed during inactive periods to nearly zero
s Bottom boot block
s Manufactured on 0.23 ยตm process technology
s Compatible with JEDEC standards
โ€” Pinout and software compatible with single-power-supply
flash standard
PERFORMANCE CHARACTERISTICS
s High performance
โ€” Access time as fast 70 ns
โ€” Program time: 7 ยตs/word typical utilizing Accelerate function
s Ultra low power consumption (typical values)
โ€” 2 mA active read current at 1 MHz
โ€” 10 mA active read current at 5 MHz
โ€” 200 nA in standby or automatic sleep mode
s Minimum 1 million write cycles guaranteed per sector
s 20 Year data retention at 125
ยฐC
โ€” Reliable operation for the life of the system
SOFTWARE FEATURES
s Data Management Software (DMS)
โ€” AMD-supplied software manages data programming and
erasing, enabling EEPROM emulation
โ€” Eases sector erase limitations
s Supports Common Flash Memory Interface (CFI)
s Erase Suspend/Erase Resume
โ€” Suspends erase operations to allow programming in same
bank
s Data# Polling and Toggle Bits
โ€” Provides a software method of detecting the status of
program or erase cycles
s Unlock Bypass Program command
โ€” Reduces overall programming time when issuing multiple
program command sequences
HARDWARE FEATURES
s Any combination of sectors can be erased
s Ready/Busy# output (RY/BY#)
โ€” Hardware method for detecting program or erase cycle
completion
s Hardware reset pin (RESET#)
โ€” Hardware method of resetting the internal state machine to
reading array data
s WP#/ACC input pin
โ€” Write protect (WP#) function allows protection of two outermost
boot sectors, regardless of sector protect status
โ€” Acceleration (ACC) function accelerates program timing
s Sector protection
โ€” Hardware method of locking a sector, either in-system or
using programming equipment, to prevent any program or
erase operation within that sector
โ€” Temporary Sector Unprotect allows changing data in
protected sectors in-system
SRAM Features
s Power dissipation
โ€” Operating: 50 mA maximum
โ€” Standby: 7 ยตA maximum
s CE1s# and CE2s Chip Select
s Power down features using CE1s# and CE2s
s Data retention supply voltage: 1.5 to 3.3 volt
s Byte data control: LB#s (DQ0โ€“DQ7), UB#s (DQ8โ€“DQ15)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58 


๋ฐ์ดํ„ฐ์‹œํŠธ Download




๋งํฌ URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET ๊ฐ€ ๊ท€ํ•˜์— ๋„์›€์ด ๋˜์…จ๋‚˜์š”?  [ DONATE ]  

Alldatasheet๋Š”?   |   ๊ด‘๊ณ ๋ฌธ์˜    |   ์šด์˜์ž์—๊ฒŒ ์—ฐ๋ฝํ•˜๊ธฐ   |   ๊ฐœ์ธ์ •๋ณด์ทจ๊ธ‰๋ฐฉ์นจ   |   ์ฆ๊ฒจ์ฐพ๊ธฐ   |   ๋งํฌ๊ตํ™˜   |   ์ œ์กฐ์‚ฌ๋ณ„ ๊ฒ€์ƒ‰
All Rights Reservedยฉ Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn