전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DS42587 데이터시트(PDF) 24 Page - Advanced Micro Devices

부품명 DS42587
상세설명  Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

DS42587 데이터시트(HTML) 24 Page - Advanced Micro Devices

Back Button DS42587 Datasheet HTML 20Page - Advanced Micro Devices DS42587 Datasheet HTML 21Page - Advanced Micro Devices DS42587 Datasheet HTML 22Page - Advanced Micro Devices DS42587 Datasheet HTML 23Page - Advanced Micro Devices DS42587 Datasheet HTML 24Page - Advanced Micro Devices DS42587 Datasheet HTML 25Page - Advanced Micro Devices DS42587 Datasheet HTML 26Page - Advanced Micro Devices DS42587 Datasheet HTML 27Page - Advanced Micro Devices DS42587 Datasheet HTML 28Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 58 page
background image
24
DS42587
Enter SecSi Sector/Exit SecSi Sector
Command Sequence
The system can access the SecSi Sector region by is-
suing the three-cycle Enter SecSi Sector command
sequence. The device continues to access the SecSi
Sector region until the system issues the four-cycle
Exit SecSi Sector command sequence. The Exit SecSi
Sector command sequence returns the device to nor-
mal operation. Table 12 shows the address and data
requirements for both command sequences. See also
“SecSi (Secured Silicon) Sector Flash Memory Re-
gion” for further information. Note that a hardware
reset (RESET#=V
IL) will reset the device to reading
array data.
Byte/Word Program Command Sequence
The system may program the device by word or byte,
depending on the state of the CIOf pin. Programming
is a four-bus-cycle operation. The program command
sequence is initiated by writing two unlock write cy-
cles, followed by the program set-up command. The
program address and data are written next, which in
turn initiate the Embedded Program algorithm. The
system is not required to provide further controls or
timings. The device automatically provides internally
generated program pulses and verifies the pro-
grammed cell margin. Table 12 shows the address
and data requirements for the byte program command
sequence.
When the Embedded Program algorithm is complete,
that bank then returns to reading array data and ad-
dresses are no longer latched. The system can
determine the status of the program operation by
using DQ7, DQ6, or RY/BY#. Refer to the Write Oper-
ation Status section for information on these status
bits.
Any commands written to the device during the Em-
bedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the program
operation. The program command sequence should
be reinitiated once that bank has returned to reading
array data, to ensure data integrity.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
from “0” back to a “1.” Attempting to do so may
cause that bank to set DQ5 = 1, or cause the DQ7 and
DQ6 status bits to indicate the operation was success-
ful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a
“0” to a “1.”
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to pro-
gram bytes or words to a bank faster than using the
standard program command sequence. The unlock
bypass command sequence is initiated by first writing
two unlock cycles. This is followed by a third write
cycle containing the unlock bypass command, 20h.
That bank then enters the unlock bypass mode. A
two-cycle unlock bypass program command sequence
is all that is required to program in this mode. The first
cycle in this sequence contains the unlock bypass pro-
gram command, A0h; the second cycle contains the
program address and data. Additional data is pro-
grammed in the same manner. This mode dispenses
with the initial two unlock cycles required in the stan-
dard program command sequence, resulting in faster
total programming time. Table 12 shows the require-
ments for the command sequence.
During the unlock bypass mode, only the Unlock By-
pass Program and Unlock Bypass Reset commands
are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset com-
mand sequence. The first cycle must contain the bank
address and the data 90h. The second cycle need
only contain the data 00h. The bank then returns to
the reading array data.
The device offers accelerated program operations
through the WP#/ACC pin. When the system asserts
V
HH on the WP#/ACC pin, the device automatically en-
ters the Unlock Bypass mode. The system may then
write the two-cycle Unlock Bypass program command
sequence. The device uses the higher voltage on the
WP#/ACC pin to accelerate the operation. Note that
the WP#/ACC pin must not be at V
HH any operation
other than accelerated programming, or device dam-
age may result. In addition, the WP#/ACC pin must not
be left floating or unconnected; inconsistent behavior
of the device may result.
Figure 3 illustrates the algorithm for the program oper-
a t io n. R e fe r to th e F l a s h Er ase an d Prog r a m
Operations table in the AC Characteristics section for
parameters, and Figure 18 for timing diagrams.


유사한 부품 번호 - DS42587

제조업체부품명데이터시트상세설명
logo
Advanced Micro Devices
DS42585 AMD-DS42585 Datasheet
958Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
More results

유사한 설명 - DS42587

제조업체부품명데이터시트상세설명
logo
Advanced Micro Devices
DS42553 AMD-DS42553 Datasheet
955Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
SPANSION
AM41DL3208G SPANSION-AM41DL3208G Datasheet
1Mb / 65P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM42DL6404G SPANSION-AM42DL6404G Datasheet
1,020Kb / 61P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
Advanced Micro Devices
DS42515 AMD-DS42515 Datasheet
830Kb / 57P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
DS42585 AMD-DS42585 Datasheet
958Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
DS42514 AMD-DS42514 Datasheet
832Kb / 57P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM49DL640AG AMD-AM49DL640AG Datasheet
1,005Kb / 65P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
SPANSION
AM42BDS640AG SPANSION-AM42BDS640AG Datasheet
1Mb / 72P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
Advanced Micro Devices
AM41DL6408H AMD-AM41DL6408H Datasheet
1Mb / 66P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
DS42516 AMD-DS42516 Datasheet
953Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com