전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DS42587 데이터시트(PDF) 25 Page - Advanced Micro Devices

부품명 DS42587
상세설명  Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

DS42587 데이터시트(HTML) 25 Page - Advanced Micro Devices

Back Button DS42587 Datasheet HTML 21Page - Advanced Micro Devices DS42587 Datasheet HTML 22Page - Advanced Micro Devices DS42587 Datasheet HTML 23Page - Advanced Micro Devices DS42587 Datasheet HTML 24Page - Advanced Micro Devices DS42587 Datasheet HTML 25Page - Advanced Micro Devices DS42587 Datasheet HTML 26Page - Advanced Micro Devices DS42587 Datasheet HTML 27Page - Advanced Micro Devices DS42587 Datasheet HTML 28Page - Advanced Micro Devices DS42587 Datasheet HTML 29Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 58 page
background image
DS42587
25
Figure 3.
Program Operation
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algo-
rithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any con-
trols or timings during these operations. Table 12
shows the address and data requirements for the chip
erase command sequence.
When the Embedded Erase algorithm is complete,
that bank returns to reading array data and addresses
are no longer latched. The system can determine the
status of the erase operation by using DQ7, DQ6,
DQ2, or RY/BY#. Refer to the Write Operation Status
section for information on these status bits.
Any commands written during the chip erase operation
are ignored. However, note that a hardware reset im-
mediately terminates the erase operation. If that
occurs, the chip erase command sequence should be
reinitiated once that bank has returned to reading
array data, to ensure data integrity.
Figure 4 illustrates the algorithm for the erase opera-
t i on. Re fe r to t h e F l ash Er a s e an d Pr og r a m
Operations tables in the AC Characteristics section for
par ameters , and Fi gure 20 sec t ion fo r ti ming
diagrams.
Sector Erase Command Sequence
Sector erase is a six bus cycle operation. The sector
erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two ad-
ditional unlock cycles are written, and are then
followed by the address of the sector to be erased,
and the sector erase command. Table 12 shows the
address and data requirements for the sector erase
command sequence.
The device does not require the system to preprogram
prior to erase. The Embedded Erase algorithm auto-
matically programs and verifies the entire memory for
an all zero data pattern prior to electrical erase. The
system is not required to provide any controls or tim-
ings during these operations.
After the command sequence is written, a sector erase
time-out of 50 µs occurs. During the time-out period,
additional sector addresses and sector erase com-
mands may be written. Loading the sector erase buffer
may be done in any sequence, and the number of sec-
tors may be from one sector to all sectors. The time
between these additional cycles must be less than
50 µs, otherwise erasure may begin. Any sector erase
address and command following the exceeded
time-out may or may not be accepted. It is recom-
mended that processor interrupts be disabled during
this time to ensure all commands are accepted. The
interrupts can be re-enabled after the last Sector
Erase command is written. Any command other than
Se c t or Er a s e or Er a s e Su s pe nd dur i n g the
time-out period resets that bank to reading array
data. The system must rewrite the command se-
quence and any additional addresses and commands.
The system can monitor DQ3 to determine if the sec-
tor erase timer has timed out (See the section on DQ3:
Sector Erase Timer.). The time-out begins from the ris-
ing edge of the final WE# pulse in the command
sequence.
When the Embedded Erase algorithm is complete, the
bank returns to reading array data and addresses are
no longer latched. Note that while the Embedded
Erase operation is in progress, the system can read
data from the non-erasing bank. The system can de-
termine the status of the erase operation by reading
DQ7, DQ6, DQ2, or RY/BY# in the erasing bank.
START
Write Program
Command Sequence
Data Poll
from System
Verify Data?
No
Yes
Last Address?
No
Yes
Programming
Completed
Increment Address
Embedded
Program
algorithm
in progress
Note: See Table 12 for program command sequence.


유사한 부품 번호 - DS42587

제조업체부품명데이터시트상세설명
logo
Advanced Micro Devices
DS42585 AMD-DS42585 Datasheet
958Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
More results

유사한 설명 - DS42587

제조업체부품명데이터시트상세설명
logo
Advanced Micro Devices
DS42553 AMD-DS42553 Datasheet
955Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
SPANSION
AM41DL3208G SPANSION-AM41DL3208G Datasheet
1Mb / 65P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM42DL6404G SPANSION-AM42DL6404G Datasheet
1,020Kb / 61P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
Advanced Micro Devices
DS42515 AMD-DS42515 Datasheet
830Kb / 57P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
DS42585 AMD-DS42585 Datasheet
958Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
DS42514 AMD-DS42514 Datasheet
832Kb / 57P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM49DL640AG AMD-AM49DL640AG Datasheet
1,005Kb / 65P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
SPANSION
AM42BDS640AG SPANSION-AM42BDS640AG Datasheet
1Mb / 72P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
logo
Advanced Micro Devices
AM41DL6408H AMD-AM41DL6408H Datasheet
1Mb / 66P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
DS42516 AMD-DS42516 Datasheet
953Kb / 58P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com