전자부품 데이터시트 검색엔진 |
|
BD9P1X5EFV-C 데이터시트(PDF) 49 Page - Rohm |
|
BD9P1X5EFV-C 데이터시트(HTML) 49 Page - Rohm |
49 / 60 page 49/57 TSZ02201-0J1J0AL01480-1-2 © 2019 ROHM Co., Ltd. All rights reserved. 08.Apr.2020 Rev.002 www.rohm.com TSZ22111 • 15 • 001 BD9P1x5EFV-C Series PCB Layout Design – continued When designing the PCB layout, please pay extra attention to the following points. 1. The decoupling capacitors (CIN1) for the VIN pin (pin 2) and the PVIN pins (pin 3, 4) should be placed closest to the PVIN pins and the PGND pins (pin 6, 7). In addition, placing a capacitor 0.1 μF close to the PVIN pin results in minimizing the high-frequency noise. 2. The device, the input capacitor, the output inductor and the output capacitor should be placed on the same side of the board and the connection of each part should be made on the same layer. 3. Place the ground plane in a layer closest to the surface layer where the device is mounted. 4. The GND pin (pin 15) is the reference ground and the PGND pins are the power ground. These pins should be connected through the back side of the device. The power systems ground should be connected to the ground plane using as many vias as possible. 5. The capacitor for VREG should be placed closest to the VREG pin (pin 20), the GND pin and the PGND pin. As shown in the Recommended Board Layout Example, it can be realized that connecting with the shortest distance for the GND pin and the PGND pins by placing the capacitor for VREG on the closest to the VREG pin and wiring at the back side of the IC. 6. Place Bootstrap capacitor CBST close to the device with short traces to the SW pins (pin 8, 9) and the BST pin (pin 10). 7. To minimize the emission noise from switching node, the distance between the SW pins to inductor should be as short as possible and not to expand the copper area more than necessary. 8. Place the output capacitor close to the inductor and power ground area. 9. Make the feedback line from the output away from the inductor and the switching node. If this line is affected by external noise, an error may be occurred in the output voltage or the control may become unstable. Therefore, move the feedback line to back side layer of the board through via and connect it to the VOUT_SNS pin (pin 17). When the VCC_EX function and the output discharge function are used, connect it to the VCC_EX (pin 19) and the VOUT_DIS pin (pin 16) as well, respectively. 10. RFB1 and RFB2 Feedback resistors are needed for BD9P105EFV-C. Place RFB1, RFB2 close to the FB pin (pin 18). 11. RFB0 is for measuring the frequency characteristic of the feedback. By inserting a resistor in RFB0, the frequency characteristics (phase margin) of the feedback can be measured. RFB0 should be short-circuited for the normal use. Figure 90. Recommended Board Layout Example (for BD9P1x5EFV-C) SW FB VOUT_SNS L1 RFB1 RFB2 VOUT COUT ( RFB0 ) VCC_EX Figure 91. The resistor for measuring the frequency characteristic of the feedback Power Ground Area Reference Ground Area |
유사한 부품 번호 - BD9P1X5EFV-C |
|
유사한 설명 - BD9P1X5EFV-C |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |