전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

BM81810MUF-M 데이터시트(HTML) 48 Page - Rohm

부품명 BM81810MUF-M
상세내용  Automotive Panel Power Management IC
Download  78 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  ROHM [Rohm]
홈페이지  http://www.rohm.com
Logo ROHM - Rohm

BM81810MUF-M 데이터시트(HTML) 48 Page - Rohm

Back Button BM81810MUF-M 데이터시트 HTML 44Page - Rohm BM81810MUF-M 데이터시트 HTML 45Page - Rohm BM81810MUF-M 데이터시트 HTML 46Page - Rohm BM81810MUF-M 데이터시트 HTML 47Page - Rohm BM81810MUF-M 데이터시트 HTML 48Page - Rohm BM81810MUF-M 데이터시트 HTML 49Page - Rohm BM81810MUF-M 데이터시트 HTML 50Page - Rohm BM81810MUF-M 데이터시트 HTML 51Page - Rohm BM81810MUF-M 데이터시트 HTML 52Page - Rohm Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 78 page
background image
BM81810MUF-M
.
48/75
TSZ02201-0A3A0AS00510-1-2
© 2020 ROHM Co., Ltd. All rights reserved.
15.May.2020 Rev.001
TSZ22111
• 15 • 001
www.rohm.com
<00>
<01>
<10>
<11>
<00>
<01>
<10>
<11>
AVDD Block Function
ERRAMP
PWM
DAC
REGISTER
LOAD SWITCH
DRIVER
VIN
VLSO
PAVDD
PGND
SW
DISCHARGE
AVDD Block (Boost DC / DC) can set the following functions by EEPROM.
1.
AVDD Voltage (Register Address 00h [7:0])
AVDD voltage can be set in 0.1V step from 5.0V to 17.0V.
2.
SW Switching Frequency (Register Address 0Ch [1:0])
The switching frequency can be set at 525KHz, 1.05MHz or 2.1MHz.
3.
Soft Start Time (Register Address 0Bh [5:4])
Soft Start Time of AVDD can be set in 5ms step from 5ms to 20ms.
4.
SW Switching Slew Rate (Register Address 0Bh [3:2])
SW pin switching Slew Rate can be controlled by the register setting.
11
’b is the fastest slew rate setting, 00’b is the slowest slew rate setting.
The slew rate by each setting is as follows.
Slew Rate changes by the external part and load electric current conditions such as a coil or the diode, but adjustment
is possible on a true set condition because Slew Rate changes by Slew Rate setting change like Figure.79.
The EMI properties are improved by slowing a slew rate, but please do enough evaluations after a slew rate change
because efficiency becomes the tendency to decrease.
Figure 78. AVDD Block Diagram
Figure 79. AVDD Switching Slew Rate
(VIN=3.3V, AVDD=10.5V, Freq=2.1MHz, L=4.7
μH, IAVDD=100mA)
<xx>:AVDD Slew Rate setting


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78 


데이터시트 Download

Go To PDF Page


링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn