 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AM50DL128CG 데이터시트(HTML) 48 Page - SPANSION |
|
||||||||||||||||||||||||||||||
AM50DL128CG 데이터시트(HTML) 48 Page - SPANSION |
|
|
48 / 63 page 
November 7, 2002 Am50DL128CG 47 P R E L I M I NARY FLASH AC CHARACTERISTICS OE# WE# Addresses tOEH tDH tAHT tASO tOEPH tOE Valid Data (first read) (second read) (stops toggling) tCEPH tAHT tAS DQ6/DQ2 Valid Data Valid Status Valid Status Valid Status RY/BY# CE#f Note: 1. VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle. 2. CE#f refers to active flash device being addressed (either CE#f1 or CE#f2). The chip enable input of the inactive flash device must be held high during this operation. Figure 22. Toggle Bit Timings (During Embedded Algorithms) Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE#f to toggle DQ2 and DQ6. Figure 23. DQ2 vs. DQ6 Enter Erase Erase Erase Enter Erase Suspend Program Erase Suspend Read Erase Suspend Read Erase WE# DQ6 DQ2 Erase Complete Erase Suspend Suspend Program Resume Embedded Erasing |
Korean ▼ 
English
Chinese
German
Japanese
Russian
Spanish
French
Italian
Portuguese
Polish
Vietnamese
