![]() |
전자부품 데이터시트 검색엔진 |
|
AM50DL128CG 데이터시트(HTML) 56 Page - SPANSION |
|
AM50DL128CG 데이터시트(HTML) 56 Page - SPANSION |
56 / 63 page ![]() November 7, 2002 Am50DL128CG 55 P R E L I M I NARY pSRAM AC CHARACTERISTICS Notes: 1. If the device is using the I/Os to output data, input signals of reverse polarity must not be applied. 2. If OE# is high during the write cycle, the outputs will remain at high impedance. Figure 30. Pseudo SRAM Write Cycle—CE1#s Control tWC Valid Data In tAS tCH Addresses A20 to A0 CE#1 CE2 WE# LB#, UB# DIN DQ15 to DQ0 DOUT DQ15 to DQ0 tCW tDS tDH tWP tWR tBW tBE tODW tCOE High-Z High-Z (Note 1) (Note 1) |