전자부품 데이터시트 검색엔진 |
|
MC100ES6221 데이터시트(PDF) 1 Page - Freescale Semiconductor, Inc |
|
MC100ES6221 데이터시트(HTML) 1 Page - Freescale Semiconductor, Inc |
1 / 12 page MC100ES6221 Rev 5, 04/2005 Freescale Semiconductor Technical Data © Freescale Semiconductor, Inc., 2005. All rights reserved. Low Voltage 1:20 Differential ECL/PECL/HSTL Clock Fanout Buffer The MC100ES6221 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6221 supports various applications that require the distribution of precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low skew outputs and superior digital signal characteristics. Target applications for this clock driver is high performance clock distribution in computing, networking and telecommunication systems. Features • 1:20 differential clock fanout buffer • 100 ps maximum device skew • SiGe technology • Supports DC to 2 GHz operation of clock or data signals • ECL/PECL compatible differential clock outputs • ECL/PECL/HSTL compatible differential clock inputs • Single 3.3 V, –3.3 V, 2.5 V or –2.5 V supply • Standard 52 lead LQFP package with exposed pad for enhanced thermal characteristics • Supports industrial temperature range • Pin and function compatible to the MC100EP221 • 52-lead Pb-free Package Available Functional Description The MC100ES6221 is designed for low skew clock distribution systems and supports clock frequencies up to 2 GHz. The device accepts two clock sources. The CLK0 input can be driven by ECL or PECL compatible signals, the CLK1 input accepts HSTL compatible signals. The selected input signal is distributed to 20 identical, differential ECL/PECL outputs. If VBB is connected to the CLK0 or CLK1 input and bypassed to GND by a 10 nF capacitor, the MC100ES6221 can be driven by single-ended ECL/PECL signals utilizing the VBB bias voltage output. In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts being used on that side should be terminated. The MC100ES6221 can be operated from a single 3.3 V or 2.5 V supply. As most other ECL compatible devices, the MC100ES6221 supports positive (PECL) and negative (ECL) supplies. The MC100ES6221 is pin and function compatible to the MC100EP221. MC100ES6221 LOW VOLTAGE DUAL 1:20 DIFFERENTIAL ECL/PECL/HSTL CLOCK FANOUT BUFFER AE SUFFIX 52-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 1336A-01 TB SUFFIX 52-LEAD LQFP PACKAGE EXPOSED PAD CASE 1336A-01 |
유사한 부품 번호 - MC100ES6221 |
|
유사한 설명 - MC100ES6221 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |