전자부품 데이터시트 검색엔진 |
|
MC100ES6056EJ 데이터시트(PDF) 4 Page - Freescale Semiconductor, Inc |
|
MC100ES6056EJ 데이터시트(HTML) 4 Page - Freescale Semiconductor, Inc |
4 / 8 page Advanced Clock Drivers Device Data 4 Freescale Semiconductor MC100ES6056 Figure 2. Typical Termination for Output Driver and Device Evaluation Table 6. AC Characteristics (VCC = 0 V; VEE = –2.5 V ± 5% or –3.8 V to –3.135 V; VCC = 2.5 V ± 5% or 3.135 V to 3.8 V; VEE = 0 V)(1) 1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to VCC–2.0 V. Symbol Characteristics –40°C to 85°C Unit Min Typ Max fmax Maximum Frequency > 3 GHz tPLH, tPHL Propagation Delay to Output Differential D to Q, Q SEL to Q, Q COM_SEL to Q, Q 300 300 300 400 430 490 500 600 650 ps ps ps tSKEW Skew Output-to-Output(2) Part-to-Part 2. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs. 10 50 200 ps ps tJITTER Cycle-to-Cycle Jitter RMS (1 σ) 1 ps VPP Minimum Input Swing 200 800 1200 mV VCMR Differential Cross Point Voltage VCC–2.1 VCC–1.1 V tr / tf Output Rise/Fall Time (20%–80%) 70 120 230 ps Driver Device Receiver Device QD D Q 50 Ω 50 Ω VTT VTT = VCC – 2.0 V |
유사한 부품 번호 - MC100ES6056EJ |
|
유사한 설명 - MC100ES6056EJ |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |