전자부품 데이터시트 검색엔진 |
|
KM681000CLR-5L 데이터시트(PDF) 8 Page - Samsung semiconductor |
|
KM681000CLR-5L 데이터시트(HTML) 8 Page - Samsung semiconductor |
8 / 10 page PRELIMINARY KM681000C Family CMOS SRAM Revision 2.0 November 1997 8 DATA RETENTION WAVE FORM CS1 controlled VCC 4.5V 2.2V VDR CS1 GND Data Retention Mode CS1 ≥VCC-0.2V tSDR tRDR TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled) Address CS1 tAW NOTES (WRITE CYCLE) 1. A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CS1 goes low, CS2 going high and WE going low : A write end at the earliest transition among CS1 going high, CS2 going low and WE going high, tWP is measured from the begining of write to the end of write. 2. tCW is measured from the CS1 going low or CS2 going high to the end of write. 3. tAS is measured from the address valid to the beginning of write. 4. tWR is measured from the end of write to the address change. tWR(1) applied in case a write ends as CS1 or WE going high tWR(2) applied in case a write ends as CS2 going to low. CS2 tCW(2) WE Data in Data Valid Data out High-Z High-Z tCW(2) tWR(4) tWP(1) tDW tDH tAS(3) tWC CS2 controlled VCC 4.5V 0.4V VDR CS2 GND Data Retention Mode tSDR tRDR CS2 ≤0.2V |
유사한 부품 번호 - KM681000CLR-5L |
|
유사한 설명 - KM681000CLR-5L |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |