전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS8182S18D-167 데이터시트(PDF) 1 Page - GSI Technology

부품명 GS8182S18D-167
상세설명  18Mb Burst of 2 DDR SigmaSIO-II SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8182S18D-167 데이터시트(HTML) 1 Page - GSI Technology

  GS8182S18D-167 Datasheet HTML 1Page - GSI Technology GS8182S18D-167 Datasheet HTML 2Page - GSI Technology GS8182S18D-167 Datasheet HTML 3Page - GSI Technology GS8182S18D-167 Datasheet HTML 4Page - GSI Technology GS8182S18D-167 Datasheet HTML 5Page - GSI Technology GS8182S18D-167 Datasheet HTML 6Page - GSI Technology GS8182S18D-167 Datasheet HTML 7Page - GSI Technology GS8182S18D-167 Datasheet HTML 8Page - GSI Technology GS8182S18D-167 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 31 page
background image
GS8182S18D-267/250/200/167
18Mb Burst of 2
DDR SigmaSIO-II SRAM
267 MHz–167 MHz
1.8 V VDD
1.8 V and 1.5 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.08a 8/2005
1/31
© 2003, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• DLL circuitry for wide output data valid window and future
frequency scaling
• Burst of 2 Read and Write
• 1.8 V +150/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ mode pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
• Pin-compatible with future 36Mb, 72Mb, and 144Mb devices
SigmaRAM™ Family Overview
GS8182S18 are built in compliance with the SigmaSIO-II
SRAM pinout standard for Separate I/O synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. These are the first in
a family of wide, very low voltage HSTL I/O SRAMs designed
to operate at the speeds needed to implement economical high
performance networking systems.
Clocking and Addressing Schemes
A Burst of 2 SigmaSIO-II SRAM is a synchronous device. It
employs dual input register clock inputs, K and K. The device
also allows the user to manipulate the output register clock
input quasi independently with dual output register clock
inputs, C and C. If the C clocks are tied high, the K clocks are
routed internally to fire the output registers instead. Each Burst
of 2 SigmaSIO-II SRAM also supplies Echo Clock outputs,
CQ and CQ, which are synchronized with read data output.
When used in a source synchronous clocking scheme, the Echo
Clock outputs can be used to fire input registers at the data’s
destination.
Because Separate I/O Burst of 2 RAMs always transfer data in
two packets, A0 is internally set to 0 for the first read or write
transfer, and automatically incremented by 1 for the next
transfer. Because the LSB is tied off internally, the address
field of a Burst of 2 RAM is always one address pin less than
the advertised index depth (e.g., the 1M x 18 has a 512K
addressable index).
Parameter Synopsis
-267
-250
-200
-167
tKHKH
3.75 ns
4.0 ns
5.0 ns
6.0 ns
tKHQV
0.45 ns
0.45 ns
0.45 ns
0.5 ns
165-Bump, 13 mm x 15 mm BGA
1 mm Bump Pitch, 11 x 15 Bump Array
Bottom View
JEDEC Std. MO-216, Variation CAB-1


유사한 부품 번호 - GS8182S18D-167

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8182S08 GSI-GS8182S08 Datasheet
764Kb / 36P
   18Mb Burst of 2 SigmaSIO DDR-IITM SRAM
More results

유사한 설명 - GS8182S18D-167

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8182S08 GSI-GS8182S08 Datasheet
764Kb / 36P
   18Mb Burst of 2 SigmaSIO DDR-IITM SRAM
GS8342S08E GSI-GS8342S08E Datasheet
1Mb / 39P
   36Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E GSI-GS8662S08E Datasheet
1Mb / 37P
   72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8342S08 GSI-GS8342S08 Datasheet
502Kb / 35P
   36Mb SigmaSIO DDR-IITM Burst of 2 SRAM
GS8182Q18D GSI-GS8182Q18D Datasheet
811Kb / 28P
   18Mb Burst of 2 SigmaQuad-II SRAM
GS8182T08 GSI-GS8182T08 Datasheet
717Kb / 36P
   18Mb SigmaDDR-II??Burst of 2 SRAM
logo
Integrated Device Techn...
IDT71P71804 IDT-IDT71P71804 Datasheet
228Kb / 23P
   18Mb Pipelined DDR?줚I SRAM Burst of 2
logo
GSI Technology
GS8182T19 GSI-GS8182T19 Datasheet
342Kb / 27P
   18Mb SigmaDDR-IITM Burst of 2 SRAM
logo
Integrated Device Techn...
IDT71P79204 IDT-IDT71P79204 Datasheet
629Kb / 23P
   18Mb Pipelined DDR?줚I SIO SRAM Burst of 2
logo
GSI Technology
GS8182D19BD-435I GSI-GS8182D19BD-435I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com