전자부품 데이터시트 검색엔진 |
|
GS8321EV18GE-250 데이터시트(PDF) 7 Page - GSI Technology |
|
GS8321EV18GE-250 데이터시트(HTML) 7 Page - GSI Technology |
7 / 33 page GS8321EV18/32/36E-250/225/200/166/150/133 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.03 4/2005 7/33 © 2003, GSI Technology Mode Pin Functions Mode Name Pin Name State Function Burst Order Control LBO L Linear Burst H Interleaved Burst Output Register Control FT L Flow Through H or NC Pipeline Power Down Control ZZ L or NC Active H Standby, IDD = ISB Note: There are pull-up devices on the FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables. Note: The burst counter wraps to initial state on the 5th clock. Note: The burst counter wraps to initial state on the 5th clock. Linear Burst Sequence A[1:0] A[1:0] A[1:0] A[1:0] 1st address 00011011 2nd address 01 10 11 00 3rd address 10 11 00 01 4th address 11000110 Interleaved Burst Sequence A[1:0] A[1:0] A[1:0] A[1:0] 1st address 00011011 2nd address 01 00 11 10 3rd address 10110001 4th address 11100100 Burst Counter Sequences BPR 1999.05.18 |
유사한 부품 번호 - GS8321EV18GE-250 |
|
유사한 설명 - GS8321EV18GE-250 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |