전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS8662Q18GE-167I 데이터시트(PDF) 7 Page - GSI Technology

부품명 GS8662Q18GE-167I
상세설명  72Mb SigmaQuad-II Burst of 2 SRAM
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8662Q18GE-167I 데이터시트(HTML) 7 Page - GSI Technology

Back Button GS8662Q18GE-167I Datasheet HTML 3Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 4Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 5Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 6Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 7Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 8Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 9Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 10Page - GSI Technology GS8662Q18GE-167I Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 35 page
background image
Preliminary
GS8662Q08/09/18/36E-300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
7/35
© 2005, GSI Technology
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
Alternating Read-Write Operations
SigmaQuad-II SRAMs follow a few simple rules of operation.
- Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port.
- Read or Write data transfers in progress may not be interrupted and re-started.
- R and W high always deselects the RAM.
- All address, data, and control inputs are sampled on clock edges.
In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for
details.
SigmaQuad-II B2 SRAM DDR Read
The read port samples the status of the Address Input and R pins at each rising edge of K. A low on the Read Enable-bar pin, R,
begins a read cycle. Data can be clocked out after the next rising edge of K with a rising edge of C (or by K if C and C are tied
high), and after the following rising edge of K with a rising edge of C (or by K if C and C are tied high). Clocking in a high on the
Read Enable-bar pin, R, begins a read port deselect cycle.
SigmaQuad-II B2 Double Data Rate SRAM Read First
Read A
NOP
Write B
Read C Write D
Read E Write F
Read G Write H
A
B
C
D
E
F
G
H
B
B+1
D
D+1
F
F+1
H
H+1
B
B+1
D
D+1
F
F+1
H
H+1
A
A+1
C
C+1
E
K
K
Address
R
W
BWx
D
C
C
Q
CQ
CQ


유사한 부품 번호 - GS8662Q18GE-167I

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8662Q18BD-300 GSI-GS8662Q18BD-300 Datasheet
677Kb / 34P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q18BD-300M GSI-GS8662Q18BD-300M Datasheet
513Kb / 32P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
More results

유사한 설명 - GS8662Q18GE-167I

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8662Q19BGD-250I GSI-GS8662Q19BGD-250I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662QT37BGD-333 GSI-GS8662QT37BGD-333 Datasheet
501Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662QT37BGD-250I GSI-GS8662QT37BGD-250I Datasheet
501Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BGD-250I GSI-GS8662Q07BGD-250I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BGD-333I GSI-GS8662Q07BGD-333I Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q37BD-333 GSI-GS8662Q37BD-333 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q19BD-357 GSI-GS8662Q19BD-357 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q10BGD-200 GSI-GS8662Q10BGD-200 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q07BD-357 GSI-GS8662Q07BD-357 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q10BGD-250 GSI-GS8662Q10BGD-250 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com