![]() |
์ ์๋ถํ ๋ฐ์ดํฐ์ํธ ๊ฒ์์์ง |
|
AM42DL16X4D ๋ฐ์ดํฐ์ํธ(HTML) 34 Page - SPANSION |
|
AM42DL16X4D ๋ฐ์ดํฐ์ํธ(HTML) 34 Page - SPANSION |
34 / 61 page ![]() January 9, 2002 Am42DL16x4D 33 P R E L IMINARY Table 18. Write Operation Status Notes: 1. DQ5 switches to โ1โ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information. 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details. 3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank. Status DQ7 (Note 2) DQ6 DQ5 (Note 1) DQ3 DQ2 (Note 2) RY/BY# Standard Mode Embedded Program Algorithm DQ7# Toggle 0 N/A No toggle 0 Embedded Erase Algorithm 0 Toggle 0 1 Toggle 0 Erase Suspend Mode Erase-Suspend- Read Erase Suspended Sector 1 No toggle 0 N/A Toggle 1 Non-Erase Suspended Sector Data Data Data Data Data 1 Erase-Suspend-Program DQ7# Toggle 0 N/A N/A 0 |