 |
์ ์๋ถํ ๋ฐ์ดํฐ์ํธ ๊ฒ์์์ง |
|
|
์ ์๋ถํ ๋ฐ์ดํฐ์ํธ ๊ฒ์์์ง |
|
AM42DL16X4D ๋ฐ์ดํฐ์ํธ(HTML) 57 Page - SPANSION |
|
||||||||||||||||||||||||||||||
AM42DL16X4D ๋ฐ์ดํฐ์ํธ(HTML) 57 Page - SPANSION |
|
|
57 / 61 page 
56 Am42DL16x4D January 9, 2002 P R E L IMINARY AC CHARACTERISTICS Notes: 1. UB#s and LB#s controlled. 2. tCW is measured from CE1#s going low to the end of write. 3. t WR is measured from the end of write to the address change. tWR applied in case a write ends as CE1#s or WE# going high. 4. t AS is measured from the address valid to the beginning of write. 5. A write occurs during the overlap (t WP) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t WP is measured from the beginning of write to the end of write. 6. Output data may be present on the bus at this time; input signals should not be applied. 7. If OE# is high during the write cycle, the outputs will remain at high impedance. Figure 32. SRAM Write CycleโUB#s and LB#s Control Address Data Valid UB#s, LB#s WE# Data In Data Out High-Z High-Z tWC CE1#s CE2s tAW tBW tDW tDH tWR (See Note 3) tAS (See Note 4) tCW (See Note 2) tCW (See Note 2) tWP (See Note 5) (See Note 6) |
Korean โผ 
English
Chinese
German
Japanese
Russian
Spanish
French
Italian
Portuguese
Polish
Vietnamese
