전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

75V16F64GS16 데이터시트(HTML) 1 Page - Integrated Silicon Solution, Inc

부품명 75V16F64GS16
상세내용  64 Mbit FLASH MEMORY AND 16 Mbit PSEUDO SRAM STACKED MULTI-CHIP PACKAGE (MCP)
Download  50 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  ISSI [Integrated Silicon Solution, Inc]
홈페이지  http://www.issi.com
Logo 

75V16F64GS16 데이터시트(HTML) 1 Page - Integrated Silicon Solution, Inc

 
Zoom Inzoom in Zoom Outzoom out
/ 50 page
 1 / 50 page
background image
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
1
PRELIMINARY INFORMATION
Rev. 00A
08/01/02
75V16F64GS16
ISSI®
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice.
ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products. FlexBankTM is a trademark
of Fujitsu Limited, Japan. Embedded EraseTM and Embedded ProgramTM are trademarks of Advanced Micro Devices, Inc
64 Mbit FLASH MEMORY AND 16 Mbit PSEUDO SRAM
STACKED MULTI-CHIP PACKAGE (MCP)
PRELIMINARY INFORMATION
AUGUST 2002
MCP FEATURES
Power supply voltage of 2.7 to 3.1 volt
High performance:
- Flash access time as fast as 70 ns
- PSRAM access time as fast as 80 ns
Package: 65-Ball FBGA
Operating Temperature: –30°C to +85°C
FLASH MEMORY FEATURES
0.16 µm Process Technology
Simultaneous Read/Write Operations (Dual Bank)
FlexBankTM architecture
- Bank A : 8 Mbit
( 8 KB x 8 and 64 KB x 15)
- Bank B : 24 Mbit
(64 KB x 48)
- Bank C : 24 Mbit
(64 KB x 48)
- Bank D : 8 Mbit
( 8 KB x 8 and 64 KB x 15)
- Two virtual Banks are chosen from the combination
of four physical banks (Refer to "Example of Virtual
Banks Combination Table" and Simultaneous
Operation Table" in FLEXIBLE SECTOR-ERASE
ARCHITECTURE on FLASH MEMORY)
- Host system can program or erase in one bank, and
then read immediately and simultaneously from the
other bank with zero latency between read and write
operations.
- Read-while-erase
- Read-while-program
Single 3.0 V Read, Program, and Erase
- Minimized system level power requirements
Minimum 100,000 Program/Erase Cycles
Sector Erase Architecture
- Sixteen 4 Kword and one hundred twenty-six 32
Kword sectors in word
- Any combination of sectors can be concurrently
erased
- Supports full chip erase
Hidden ROM (Hi-ROM) Region
- 256 byte of Hi-ROM, accessible through a new "HI-
ROM Enable" command sequence
- Factory serialized and protected to provide a secure
electronic serial number (ESN)
WP/ACC Input Pin
- At VIL, allows protection of “outermost” 2
× 8 Kbytes
on both ends of boot sectors, regardless of sector
protection/unprotection status
- At VIH, allows removal of boot sector protection
- At VACC, program time will be reduced by 40 %
Embedded EraseTM Algorithms
- Automatically preprograms and erases the chip
or any sector
Embedded ProgramTM Algorithms
- Automatically writes and verifies data at specified
address
Data Polling and Toggle Bit Feature for Detection of
Program or Erase Cycle Completion
Ready/Busy Output (RY/BY)
- Hardware method for detection of program or
erase cycle completion
Automatic Sleep Mode
- When addresses remain stable, the device
automatically switches itself to low power mode.
Low VCCf Write Inhibit
≤ 2.5 V
Program Suspend/Resume
- Suspends the program operation to allow a read
in another byte
Erase Suspend/Resume
- Suspends the erase operation to allow a read
data and/or program in another sector within the
same device
PSRAM FEATURES
Power Dissipation:
- Operating
: 20 mA Max
- Standby
: 70 µA Max
- Power Down
: 10 µA Max
Power down Control by CE2r
Byte Write Control : LB (DQ
7-DQ0), UB (DQ15-DQ8)
4 words Address Access Capability


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50 


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn