전자부품 데이터시트 검색엔진 |
|
ST72C314J4B1 데이터시트(PDF) 57 Page - STMicroelectronics |
|
ST72C314J4B1 데이터시트(HTML) 57 Page - STMicroelectronics |
57 / 125 page ST72334J/N, ST72314J/N, ST72124J 57/125 16-BIT TIMER (Cont’d) 6.4.3.3 Input Capture In this section, the index, i, may be 1 or 2. The two input capture 16-bit registers (IC1R and IC2R) are used to latch the value of the free run- ning counter after a transition detected by the ICAP i pin (see figure 5). IC i register is a read-only register. The active transition is software programmable through the IEDG i bit of the Control Register (CRi). Timing resolution is one count of the free running counter: ( fCPU/(CC1.CC0)). Procedure: To use the input capture function select the follow- ing in the CR2 register: – Select the timer clock (CC1-CC0) (see Table 14 Clock Control Bits). – Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input). And select the following in the CR1 register: – Set the ICIE bit to generate an interrupt after an input capture coming from both the ICAP1 pin or the ICAP2 pin – Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input). When an input capture occurs: – ICF i bit is set. – The IC iR register contains the value of the free running counter on the active transition on the ICAP i pin (see Figure 40). – A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Other- wise, the interrupt remains pending until both conditions become true. Clearing the Input Capture interrupt request is done in two steps: 1. Reading the SR register while the ICF i bit is set. 2. An access (read or write) to the IC iLR register. Notes: 2. After reading the IC iHR register, transfer of input capture data is inhibited until the IC iLR register is also read. 3. The IC iR register always contains the free run- ning counter value which corresponds to the most recent input capture. 4. The 2 input capture functions can be used together even if the timer also uses the output compare mode. 5. In One pulse Mode and PWM mode only the input capture 2 can be used. 6. The alternate inputs (ICAP1 & ICAP2) are always directly connected to the timer. So any transitions on these pins activate the input cap- ture process. 7. Moreover if one of the ICAP i pin is configured as an input and the second one as an output, an interrupt can be generated if the user toggle the output pin and if the ICIE bit is set. 8. The TOF bit can be used with interrupt in order to measure event that go beyond the timer range (FFFFh). MS Byte LS Byte ICiR IC iHR IC iLR |
유사한 부품 번호 - ST72C314J4B1 |
|
유사한 설명 - ST72C314J4B1 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |