전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7676 데이터시트(PDF) 9 Page - Analog Devices

부품명 AD7676
상세설명  16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7676 데이터시트(HTML) 9 Page - Analog Devices

Back Button AD7676 Datasheet HTML 5Page - Analog Devices AD7676 Datasheet HTML 6Page - Analog Devices AD7676 Datasheet HTML 7Page - Analog Devices AD7676 Datasheet HTML 8Page - Analog Devices AD7676 Datasheet HTML 9Page - Analog Devices AD7676 Datasheet HTML 10Page - Analog Devices AD7676 Datasheet HTML 11Page - Analog Devices AD7676 Datasheet HTML 12Page - Analog Devices AD7676 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
AD7612
Rev. 0 | Page 9 of 32
Pin No.
Mnemonic
Type1
Description
13
D4 or
DI/O
In parallel mode, this output is used as Bit 4 of the parallel port data output bus.
EXT/INT
Serial Data Clock Source Select. In serial mode, this input is used to select the internally generated
(master) or external (slave) serial data clock for the AD7612 output data.
When EXT/INT = low, master mode; the internal serial data clock is selected on SDCLK output.
When EXT/INT = high, slave mode; the output data is synchronized to an external clock signal (gated by CS)
connected to the SDCLK input.
14
D5 or
DI/O
In parallel mode, this output is used as Bit 5 of the parallel port data output bus.
INVSYNC
Serial Data Invert Sync Select. In serial master mode (SER/PAR = high, EXT/INT = low). This input is used
to select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D6 or
DI/O
In parallel mode, this output is used as Bit 6 of the parallel port data output bus.
INVSCLK
In all serial modes, invert SDCLK/SCCLK select. This input is used to invert both SDCLK and SCCLK.
When INVSCLK = low, the rising edge of SDCLK/SCCLK are used.
When INVSCLK = high, the falling edge of SDCLK/SCCLK are used.
16
D7 or
DI/O
In parallel mode, this output is used as Bit 7 of the parallel port data output bus.
RDC or
Serial Data Read During Convert. In serial master mode (SER/PAR = high, EXT/INT = low) RDC is used to
select the read mode. Refer to the Master Serial Interface section.
When RDC = low, the current result is read after conversion. Note the maximum throughput is not
attainable in this mode.
When RDC = high, the previous conversion result is read during the current conversion.
SDIN
Serial Data In. In serial slave mode (SER/PAR = high EXT/INT = high) SDIN can be used as a data input to
daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data
level on SDIN is output on SDOUT with a delay of 16 SDCLK periods after the initiation of the read sequence.
17
OGND
P
Input/Output Interface Digital Power Ground. Ground reference point for digital outputs. Should be
connected to the system digital ground ideally at the same potential as AGND and DGND.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface
2.5 V, 3 V, or 5 V and decoupled with 10 μF and 100 nF capacitors.
19
DVDD
P
Digital Power. Nominally at 4.75 V to 5.25 V and decoupled with 10 μF and 100 nF capacitors. Can be
supplied from AVDD.
20
DGND
P
Digital Power Ground. Ground reference point for digital outputs. Should be connected to system
digital ground ideally at the same potential as AGND and OGND.
21
D8 or
DO
In parallel mode, this output is used as Bit 8 of the parallel port data output bus.
SDOUT
Serial Data output. In all serial modes this pin is used as the serial data output synchronized to SDCLK.
Conversion results are stored in an on-chip register. The AD7612 provides the conversion result, MSB
first, from its internal shift register. The data format is determined by the logic level of OB/2C.
When EXT/INT = low, (master mode) SDOUT is valid on both edges of SDCLK.
When EXT/INT = high, (slave mode).
When INVSCLK = low, SDOUT is updated on SDCLK rising edge.
When INVSCLK = high, SDOUT is updated on SDCLK falling edge.
22
D9 or
DI/O
In parallel mode, this output is used as Bit 9 of the parallel port data output bus.
SDCLK
Serial Data Clock. In all serial modes, this pin is used as the serial data clock input or output, dependent
on the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends on
the logic state of the INVSCLK pin.
23
D10 or
DO
In parallel mode, this output is used as Bit 10 of the parallel port data output bus.
SYNC
Serial Data Frame Synchronization. In serial master mode (SER/PAR = high, EXT/INT= low), this output
is used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while the
SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while the
SDOUT output is valid.


유사한 부품 번호 - AD7676

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7676 AD-AD7676 Datasheet
336Kb / 23P
   16-Bit 1 MSPS SAR Unipolar ADC with Ref
REV. PrA
AD7676 AD-AD7676 Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
AD7676 AD-AD7676 Datasheet
321Kb / 20P
   16-Bit -1 LSB INL, 500 kSPS, Differential ADC
REV. 0
AD7676 AD-AD7676 Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
AD7676 AD-AD7676 Datasheet
820Kb / 32P
   16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. 0
More results

유사한 설명 - AD7676

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7612 AD-AD7612_17 Datasheet
582Kb / 33P
   16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
AD7612 AD-AD7612_15 Datasheet
525Kb / 32P
   16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR
REV. A
AD7610 AD-AD7610 Datasheet
820Kb / 32P
   16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. 0
AD7610 AD-AD7610_17 Datasheet
684Kb / 33P
   16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
AD7610 AD-AD7610_15 Datasheet
627Kb / 32P
   16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR
REV. A
AD7664 AD-AD7664_17 Datasheet
556Kb / 25P
   16-Bit, 570 kSPS PulSAR Unipolar CMOS ADC
AD7664ASTZRL AD-AD7664ASTZRL Datasheet
320Kb / 24P
   16-Bit, 570 kSPS PulSAR Unipolar CMOS ADC
REV. E
AD7660 AD-AD7660_17 Datasheet
488Kb / 21P
   16-Bit, 100 kSPS PulSAR Unipolar CMOS ADC
AD7951BSTZ AD-AD7951BSTZ Datasheet
518Kb / 32P
   14-Bit, 1 MSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. A
AD7951 AD-AD7951 Datasheet
761Kb / 33P
   14-Bit, 1 MSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com