전자부품 데이터시트 검색엔진 |
|
ADV212BBCZRL-115 데이터시트(PDF) 5 Page - Analog Devices |
|
ADV212BBCZRL-115 데이터시트(HTML) 5 Page - Analog Devices |
5 / 44 page ADV212 Rev. 0 | Page 5 of 44 CLOCK AND RESET SPECIFICATIONS Table 3. Parameter Mnemonic Min Typ Max Unit MCLK Period tMCLK 13.3 100 ns MCLK Frequency fMCLK 10 75.18 MHz MCLK Width Low tMCLKL 6 ns MCLK Width High tMCLKH 6 ns VCLK Period tVCLK 13.4 50 ns VCLK Frequency fVCLK 20 74.60 MHz VCLK Width Low tVCLKL 5 ns VCLK Width High tVCLKH 5 ns RESET Width Low t RESET 5 MCLK cycles1 1 For a definition of MCLK, see Figure 32. MCLK VCLK tMCLK tMCLKH tMCLKL tVCLKH tVCLKL tVCLK Figure 2. Input Clock |
유사한 부품 번호 - ADV212BBCZRL-115 |
|
유사한 설명 - ADV212BBCZRL-115 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |