전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

74LVX02 데이터시트(HTML) 1 Page - STMicroelectronics

부품명 74LVX02
상세내용  LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE WITH 5V TOLERANT INPUTS
Download  11 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

74LVX02 데이터시트(HTML) 1 Page - STMicroelectronics

  74LVX02 데이터시트 HTML 1Page - STMicroelectronics 74LVX02 데이터시트 HTML 2Page - STMicroelectronics 74LVX02 데이터시트 HTML 3Page - STMicroelectronics 74LVX02 데이터시트 HTML 4Page - STMicroelectronics 74LVX02 데이터시트 HTML 5Page - STMicroelectronics 74LVX02 데이터시트 HTML 6Page - STMicroelectronics 74LVX02 데이터시트 HTML 7Page - STMicroelectronics 74LVX02 데이터시트 HTML 8Page - STMicroelectronics 74LVX02 데이터시트 HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 11 page
background image
1/11
August 2004
s
HIGH SPEED:
tPD = 4.5ns (TYP.) at VCC = 3.3V
s
5V TOLERANT INPUTS
s
INPUT VOLTAGE LEVEL:
VIL=0.8V, VIH=2V at VCC=3V
s
LOW POWER DISSIPATION:
ICC = 2 µA (MAX.) at TA=25°C
s
LOW NOISE:
VOLP = 0.3V (TYP.) at VCC = 3.3V
s
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
s
BALANCED PROPAGATION DELAYS:
tPLH tPHL
s
OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 3.6V (1.2V Data Retention)
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 02
s
IMPROVED LATCH-UP IMMUNITY
s
POWER DOWN PROTECTION ON INPUTS
DESCRIPTION
The 74LVX02 is a low voltage CMOS QUAD
2-INPUT NOR GATE fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
technology. It is ideal for low power, battery
operated and low noise 3.3V applications.
The internal circuit is composed of 3 stages
including buffer output, which provides high noise
immunity and stable output.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage.
This device can be used to interface 5V to 3V
system. It combines high speed performance with
the true CMOS low power consumption. All inputs
and outputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
74LVX02
LOW VOLTAGE CMOS QUAD 2-INPUT NOR GATE
WITH 5V TOLERANT INPUTS
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes
PACKAGE
T & R
SOP
74LVX02MTR
TSSOP
74LVX02TTR
TSSOP
SOP
Rev. 4


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


데이터시트 Download

Go To PDF Page


링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn