전자부품 데이터시트 검색엔진 |
|
AD7356YRUZ 데이터시트(PDF) 5 Page - Analog Devices |
|
AD7356YRUZ 데이터시트(HTML) 5 Page - Analog Devices |
5 / 18 page Preliminary Technical Data AD7356 Rev. PrC | Page 5 of 18 TIMING SPECIFICATIONS VDD = 2.5 V, VDRIVE = 2.5 V to 3.3 V, internal reference = 2.048 V, TA = TMAX to TMIN1, unless otherwise noted. Table 2. Parameter Limit at TMIN, TMAX Unit Description fSCLK 50 kHz min 80 MHz max tCONVERT t2 +13 × tSCLK ns max AD7356, 12 bit resolution, tSCLK = 1/fSCLK tQUIET 5 ns min Minimum time between end of serial read and next falling edge of CS t2 5 ns min CS to SCLK setup time t3 TBD ns max Delay from CS until DOUTA and DOUTB are three-state disabled t42 TBD ns max Data access time after SCLK falling edge t5 0.40 tSCLK ns min SCLK low pulse width t6 0.40 tSCLK ns min SCLK high pulse width t7 TBD ns min SCLK to data valid hold time t8 TBD ns max CS rising edge to DOUTA, DOUTB, high impedance t9 TBD ns min CS rising edge to falling edge pulse width t10 TBD ns min SCLK falling edge to DOUTA, DOUTB, high impedance TBD ns max SCLK falling edge to DOUTA, DOUTB, high impedance Latency No Latency 1 Temperature ranges are as follows: Y Grade: −40°C to +125°C, B Grade: −40°C to +85°C. 2 The time required for the output to cross 0.4 V or 2.4 V. |
유사한 부품 번호 - AD7356YRUZ |
|
유사한 설명 - AD7356YRUZ |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |