전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

S71GL512NB0 데이터시트(HTML) 3 Page - SPANSION

부품명 S71GL512NB0
상세내용  Stacked Multi-chip Product (MCP)
Download  147 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  SPANSION [SPANSION]
홈페이지  http://www.spansion.com
Logo 

S71GL512NB0 데이터시트(HTML) 3 Page - SPANSION

 
Zoom Inzoom in Zoom Outzoom out
/ 147 page
 3 / 147 page
background image
December 7, 2004 S71GL512_256_128NB0_00_A1
3
Ad vance
Info rmat i o n
Read-Only Operations–S29GL512N Only ..................................................80
Read-Only Operations–S29GL256N Only .................................................. 81
Read-Only Operations–S29GL128N Only .................................................. 82
Figure 11. Read Operation Timings....................................... 83
Figure 12. Page Read Timings.............................................. 83
Hardware Reset (RESET#) .............................................................................. 84
Figure 13. Reset Timings..................................................... 84
Erase and Program Operations–S29GL512N Only .................................. 85
Erase and Program Operations–S29GL256N Only ................................. 86
Erase and Program Operations–S29GL128N Only .................................. 87
Figure 14. Program Operation Timings .................................. 88
Figure 15. Accelerated Program Timing Diagram .................... 88
Figure 16. Chip/Sector Erase Operation Timings..................... 89
Figure 17. Data# Polling Timings
(During Embedded Algorithms) ............................................ 90
Figure 18. Toggle Bit Timings (During Embedded Algorithms) .. 91
Figure 19. DQ2 vs. DQ6 ...................................................... 91
Alternate CE# Controlled Erase and Program Operations–
S29GL512N Only ................................................................................................ 92
Alternate CE# Controlled Erase and Program Operations–
S29GL256N Only ................................................................................................93
Alternate CE# Controlled Erase and Program Operations–
S29GL128N Only ................................................................................................ 94
Figure 20. Alternate CE# Controlled Write (Erase/Program)
Operation Timings.............................................................. 95
Latchup Characteristics . . . . . . . . . . . . . . . . . . . . 95
Erase And Programming Performance . . . . . . . 96
TSOP Pin and BGA Package Capacitance . . . . . 96
pSRAM Type 1
Functional Description . . . . . . . . . . . . . . . . . . . . . 97
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 97
Timing Test Conditions . . . . . . . . . . . . . . . . . . . 103
Output Load Circuit ........................................................................................104
Figure 21. Output Load Circuit ........................................... 104
Power Up Sequence . . . . . . . . . . . . . . . . . . . . . . 104
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 105
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 116
Read Cycle ...........................................................................................................116
Figure 22. Timing of Read Cycle (CE# = OE# = VIL, WE# = ZZ# =
VIH)................................................................................ 116
Figure 23. Timing Waveform of Read Cycle
(WE# = ZZ# = VIH) ......................................................... 117
Figure 24. Timing Waveform of Page Mode Read Cycle (WE# = ZZ#
= VIH) ............................................................................ 118
Write Cycle .........................................................................................................119
Figure 25. Timing Waveform of Write Cycle (WE# Control, ZZ# =
VIH)................................................................................ 119
Figure 26. Timing Waveform of Write Cycle (CE# Control, ZZ# =
VIH)................................................................................ 119
Figure 27. Timing Waveform of Page Mode
Write Cycle (ZZ# = VIH) ................................................... 120
Partial Array Self Refresh (PAR) ...................................................................120
Temperature Compensated Refresh (for 64Mb) ..................................... 121
Deep Sleep Mode ...............................................................................................121
Reduced Memory Size (for 32M and 16M) ..................................................121
Other Mode Register Settings (for 64M) .................................................... 121
Figure 28. Mode Register .................................................. 122
Figure 29. Mode Register UpdateTimings (UB#, LB#, OE# are Don’t
Care) ............................................................................. 122
Figure 30. Deep Sleep Mode - Entry/Exit Timings (for 64M)... 123
Figure 31. Deep Sleep Mode - Entry/Exit Timings
(for 32M and 16M) ........................................................... 123
pSRAM Type 7
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Functional Description . . . . . . . . . . . . . . . . . . . . 128
Power Down ......................................................................................................128
Power Down Program Sequence ................................................................129
Address Key ........................................................................................................129
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 130
Package Capacitance . . . . . . . . . . . . . . . . . . . . . 130
Read Operation .................................................................................................132
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . .134
Write Operation ...............................................................................................134
Power Down Parameters ............................................................................... 135
Other Timing Parameters ............................................................................... 135
AC Test Conditions .........................................................................................136
AC Measurement Output Load Circuit .....................................................136
Figure 32. AC Output Load Circuit ...................................... 136
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Read Timings ....................................................................................................... 137
Figure 33. Read Timing #1 (Baisc Timing)........................... 137
Figure 34. Read Timing #2 (OE# Address Access................. 137
Figure 35. Read Timing #3 (LB#/UB# Byte Access).............. 138
Figure 36. Read Timing #4 (Page Address Access after CE1# Control
Access for 32M and 64M Only)........................................... 138
Figure 37. Read Timing #5 (Random and Page Address Access for
32M and 64M Only).......................................................... 139
Write Timings ....................................................................................................139
Figure 38. Write Timing #1 (Basic Timing) .......................... 139
Figure 39. Write Timing #2 (WE# Control) .......................... 140
Figure 40. Write Timing #3-1
(WE#/LB#/UB# Byte Write Control)................................... 140
Figure 41. Write Timing #3-2
(WE#/LB#/UB# Byte Write Control)................................... 141
Figure 42. Write Timing #3-3
(WE#/LB#/UB# Byte Write Control)................................... 141
Figure 43. Write Timing #3-4
(WE#/LB#/UB# Byte Write Control)................................... 142
Read/Write Timings .........................................................................................142
Figure 44. Read/Write Timing #1-1 (CE1# Control).............. 142
Figure 45. Read / Write Timing #1-2
(CE1#/WE#/OE# Control) ................................................ 143
Figure 46. Read / Write Timing #2 (OE#, WE# Control)........ 143
Figure 47. Read / Write Timing #3
(OE#, WE#, LB#, UB# Control)......................................... 144
Figure 48. Power-up Timing #1 ......................................... 144
Figure 49. Power-up Timing #2 ......................................... 145
Figure 50. Power Down Entry and Exit Timing...................... 145
Figure 51. Standby Entry Timing after Read or Write ............ 145
Figure 52. Power Down Program Timing (for 32M/64M Only) . 146
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 147


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn