전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

TMPR4927ATB-200 데이터시트(PDF) 4 Page - Toshiba Semiconductor

부품명 TMPR4927ATB-200
부품 상세설명  TOSHIBA RISC PROCESSOR
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4927ATB-200 데이터시트(HTML) 4 Page - Toshiba Semiconductor

  TMPR4927ATB-200 Datasheet HTML 1Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 2Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 3Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 4Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 5Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 6Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 7Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 8Page - Toshiba Semiconductor TMPR4927ATB-200 Datasheet HTML 9Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 37 page
background image
INTEGRATED CIRCUIT
TOSHIBA RISC PROCESSOR
TMPR4927ATB-200
EJC-TMPR4927ATB-4
17 / Jan / 02
TOSHIBA CORPORATION
2.3 TX49/H2 Core Block Diagram
Figure 3 shows the internal block diagram of the TX49/H2 core
Integer Unit
CP0
CP0 Registers
MMU/TLB
Exception Unit
Pipeline
Control
GPR
Data
Path
MAC
TX49/H2 Core
Debug
Support
Unit
Write
Buffer
32KB
4-way set
Data
Cache
32KB
4-way set
Instruction
Cache
CP1
FPU
Figure 3 TX49/H2 Core Block Diagram
2.4 TX49/H2 CORE FEATURES
The TX49/H2 Core is high performance and low-power 64-bit RISC processor core
developed by Toshiba.
• 64-bit operation
• 32, 64-bit integer general purpose registers
• 32-bit physical address space and 64-bit virtual address space
• Optimized 5-stage pipeline
• Instruction Set
MIPS I, II , III compatible ISA
PREF (Prefetch) and MAC (Multiply/Accumulate) instructions.
• 32k Byte Instruction Cache, and 32k Byte Data Cache
4-way set associative with lock function
• MMU (Memory Management Unit): 48-entry fully associative JTLB
• The on-chip FPU supports both single- and double-precision arithmetic, as specified in
IEEE Std 754.
• On-chip 4-deep write buffer
• Enhanced JTAG debug feature
Built-in Debug Support Unit (DSU)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn