전자부품 데이터시트 검색엔진 |
|
CS5467 데이터시트(PDF) 8 Page - Cirrus Logic |
|
CS5467 데이터시트(HTML) 8 Page - Cirrus Logic |
8 / 46 page CS5467 8 DS714A1 ADVANCE RELEASE ANALOG CHARACTERISTICS (Continued) Notes: 3. Applies before system calibration. 4. All outputs unloaded. All inputs CMOS level. 5. Measurement method for PSRR: VREFIN tied to VREFOUT, VA+ = VD+ = 5 V, a 150 mV (zero-to-peak) (60 Hz) sinewave is imposed onto the +5 V DC supply voltage at VA+ and VD+ pins. The “+” and “-” input pins of both input channels are shorted to AGND. The CS5464 is then commanded to continuous conversion acquisition mode, and digital output data is collected for the channel under test. The (zero-to-peak) value of the digital sinusoidal output signal is determined, and this value is converted into the (zero-to-peak) value of the sinusoidal voltage (measured in mV) that would need to be applied at the channel’s inputs, in order to cause the same digital sinusoidal output. This voltage is then defined as Veq. PSRR is (in dB): 6. When voltage level on PFMON is sagging, and LSD bit = 0, the voltage at which LSD is set to 1. 7. If the LSD bit has been set to 1 (because PFMON voltage fell below PMLO), this is the voltage level on PFMON at which the LSD bit can be permanently reset back to 0. Parameter Symbol Min Typ Max Unit Analog Inputs (Voltage Channel) Differential Input Range [(VIN+) - (VIN-)] VIN - 500 - mVP-P Total Harmonic Distortion THD 65 75 - dB Crosstalk with Current Channel at Full Scale (50, 60 Hz) --70 - dB Input Capacitance All Gain Ranges IC - 2.0 - pF Effective Input Impedance EII 2 - - M Ω Noise (Referred to Input) NV -- 140 µVrms Offset Drift (Without the High Pass Filter) OD - 16.0 - µV/°C Gain Error (Note 3) GE - ±3.0 % Temperature Channel Temperature Accuracy T - ±5 - °C Power Supplies Power Supply Currents (Active State) IA+ ID+ (VA+ = VD+ = 5 V) ID+ (VA+ = 5 V, VD+ = 3.3 V) PSCA PSCD PSCD - - - 1.3 2.9 1.7 - - - mA mA mA Power Consumption Active State (VA+ = VD+ = 5 V) (Note 4) Active State (VA+ = 5 V, VD+ = 3.3 V) Stand-by State Sleep State PC - - - - 33 20 7 10 36 23 - - mW mW mW uW Power Supply Rejection Ratio (50, 60 Hz) (Note 5) Voltage Channel Current Channel (Gain = 50x) Current Channel (Gain = 10x) PSRR 48 68 60 55 75 65 - - - dB dB dB PFMON Low-voltage Trigger Threshold (Note 6) PMLO 2.3 2.45 - V PFMON High-voltage Power-on Trip Point (Note 7) PMHI - 2.55 2.7 V PSRR 20 150 V eq ---------- log ⋅ = |
유사한 부품 번호 - CS5467 |
|
유사한 설명 - CS5467 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |