전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74SSTV16859DGGRG4 데이터시트(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
부품명 74SSTV16859DGGRG4
상세설명  13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

74SSTV16859DGGRG4 데이터시트(HTML) 5 Page - Texas Instruments

  74SSTV16859DGGRG4 Datasheet HTML 1Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 2Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 3Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 4Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 5Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 6Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 7Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 8Page - Texas Instruments 74SSTV16859DGGRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
SN74SSTV16859
13BIT TO 26BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES297D − FEBRUARY 2000 − REVISED AUGUST 2004
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figure 1)
VCC = 2.5 V
± 0.2 V†
UNIT
MIN
MAX
UNIT
fclock
Clock frequency
200
MHz
tw
Pulse duration, CLK, CLK high or low
2.5
ns
tact
Differential inputs active time (see Note 6)
22
ns
tinact
Differential inputs inactive time (see Note 7)
22
ns
tsu
Setup time, fast slew rate (see Notes 8 and 10)
Data before CLK
↑, CLK↓
0.75
ns
tsu
Setup time, slow slew rate (see Notes 9 and 10)
Data before CLK
↑, CLK↓
0.9
ns
th
Hold time, fast slew rate (see Notes 8 and 10)
Data after CLK
↑, CLK↓
0.75
ns
th
Hold time, slow slew rate (see Notes 9 and 10)
Data after CLK
↑, CLK↓
0.9
ns
† For this test condition, VDDQ always is equal to VCC.
NOTES:
6. VREF must be held at a valid input level, and data inputs must be held low for a minimum time of tact max, after RESET is taken high.
7. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken
low.
8. For data signal input slew rate
≥ 1 V/ns
9. For data signal input slew rate
≥ 0.5 V/ns and < 1 V/ns
10. CLK, CLK signals input slew rates are
≥ 1 V/ns.
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 2.5 V
± 0.2 V†
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
MAX
UNIT
fmax
200
MHz
tpd
CLK and CLK
Q
1.1
2.8
ns
tPHL
RESET
Q
5
ns
† For this test condition, VDDQ always is equal to VCC.


유사한 부품 번호 - 74SSTV16859DGGRG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
74SSTV16859DGGRG4 TI1-74SSTV16859DGGRG4 Datasheet
663Kb / 15P
[Old version datasheet]   3-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
74SSTV16859DGGRG4 TI1-74SSTV16859DGGRG4 Datasheet
878Kb / 15P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
More results

유사한 설명 - 74SSTV16859DGGRG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74SSTVF16859 TI1-SN74SSTVF16859_17 Datasheet
897Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTVF16859 TI1-SN74SSTVF16859_16 Datasheet
683Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTVF16859 TI-SN74SSTVF16859 Datasheet
191Kb / 11P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI1-SN74SSTV16859_17 Datasheet
878Kb / 15P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI1-SN74SSTV16859_16 Datasheet
663Kb / 15P
[Old version datasheet]   3-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16857 TI-SN74SSTV16857 Datasheet
156Kb / 9P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
logo
Integrated Device Techn...
IDT74SSTV16859 IDT-IDT74SSTV16859 Datasheet
71Kb / 6P
   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL I/O
IDT74SSTVF16859 IDT-IDT74SSTVF16859_07 Datasheet
80Kb / 7P
   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL I/O
IDT74SSTVF16859 IDT-IDT74SSTVF16859 Datasheet
78Kb / 7P
   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL I/O
IDT74SSTVN16859 IDT-IDT74SSTVN16859 Datasheet
65Kb / 7P
   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL I/O
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com