전자부품 데이터시트 검색엔진 |
|
ADS8507 데이터시트(PDF) 11 Page - Texas Instruments |
|
|
ADS8507 데이터시트(HTML) 11 Page - Texas Instruments |
11 / 32 page www.ti.com 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 ADS8507 +5 V + + Convert Pulse 40 ns Min 200 Ω 0.1 µF 10 µF 100 Ω + 2.2 µF 66.5 k Ω +5 V Parallel Output B11 B12 B13 B14 B15 (MSB) Pin 21 LOW B3 B4 B5 B6 B7 Pin 21 HIGH NC(1) B8 B9 B10 B0 (LSB) B1 B2 BUSY R/C BYTE ± 10 V 2.2 µF SERIAL OUTPUT ADS8507 SLAS381 – DECEMBER 2006 BASIC OPERATION (continued) stay LOW until the conversion is completed and the output register is updated. If BYTE (pin 21) is LOW, the eight most significant bits (MSBs) will be valid when BUSY rises; if BYTE is HIGH, the eight least significant bits (LSBs) will be valid when BUSY rises. Data will be output in binary 2's complement (BTC) format. BUSY going HIGH can be used to latch the data. After the first byte has been read, BYTE can be toggled allowing the remaining byte to be read. All convert commands will be ignored while BUSY is LOW. The ADS8507 begins tracking the input signal at the end of the conversion. Allowing 25 µs between convert commands assures accurate acquisition of a new signal. The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain will be corrected in software (refer to the Calibration section). Figure 31. Basic ±10-V Operation, Both Parallel and Serial Output Figure 32 shows a basic circuit to operate the ADS8507 with a ±10 V input range and serial output. Taking R/C (pin 22) LOW for 40 ns (12 µs max) will initiate a conversion and output valid data from the previous conversion on SDATA (pin 19) synchronized to 16 clock pulses output on DATACLK (pin 18). BUSY (pin 24) will go LOW and stay LOW until the conversion is completed and the serial data has been transmitted. Data will be output in BTC format, MSB first, and will be valid on both the rising and falling edges of the data clock. BUSY going HIGH can be used to latch the data. All convert commands will be ignored while BUSY is LOW. The ADS8507 begins tracking the input signal at the end of the conversion. Allowing 25 µs between convert commands assures accurate acquisition of a new signal. The offset and gain are adjusted internally to allow external trimming with a single supply. The external resistors compensate for this adjustment and can be left out if the offset and gain are corrected in software (refer to the Calibration section). 11 Submit Documentation Feedback |
유사한 부품 번호 - ADS8507 |
|
유사한 설명 - ADS8507 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |