전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

CD54ACT174 데이터시트(HTML) 3 Page - Texas Instruments

Click here to check the latest version.
부품명 CD54ACT174
상세내용  HEX D-TYPE FLIP-FLOPS WITH CLEAR
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo 

CD54ACT174 데이터시트(HTML) 3 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
/ 10 page
 3 / 10 page
background image
CD54ACT174, CD74ACT174
HEX D-TYPE FLIP-FLOPS
WITH CLEAR
SCHS344 – APRIL 2003
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°C
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
CC
MIN
MAX
MIN
MAX
MIN
MAX
IOH = –50 µA
4.5 V
4.4
4.4
4.4
VOH
VI =VIH or VIL
IOH = –24 mA
4.5 V
3.94
3.7
3.8
V
VOH
VI = VIH or VIL
IOH = –50 mA†
5.5 V
3.85
V
IOH = –75 mA†
5.5 V
3.85
IOL = 50 µA
4.5 V
0.1
0.1
0.1
VOL
VI =VIH or VIL
IOL = 24 mA
4.5 V
0.36
0.5
0.44
V
VOL
VI = VIH or VIL
IOL = 50 mA†
5.5 V
1.65
V
IOL = 75 mA†
5.5 V
1.65
II
VI = VCC or GND
5.5 V
±0.1
±1
±1
µA
ICC
VI = VCC or GND,
IO = 0
5.5 V
8
160
80
µA
DICC‡
VI = VCC – 2.1 V
4.5 V to 5.5 V
2.4
3
2.8
mA
Ci
10
10
10
pF
† Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize
power dissipation. Test verifies a minimum 50-
Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.
‡ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load
ACT INPUT LOAD TABLE
INPUT
UNIT LOAD
Data
0.5
CLR
0.5
CLK
0.83
Unit Load is
∆ICC limit specified in
electrical
characteristics
table
(e.g., 2.4 mA at 25
°C).
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
80
91
MHz
t
Pulse duration
CLR low
4
3.5
ns
tw
Pulse duration
CLK high or low
6.2
5.4
ns
tsu
Setup time before CLK
Data
2
2
ns
th
Hold time, data after CLK
2.5
2.2
ns
trec
Recovery time, before CLK
CLR
1.5
1.5
ns


Html Pages

1  2  3  4  5  6  7  8  9  10 


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn