전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CAT24WC65PI-1.8TE13B 데이터시트(PDF) 5 Page - Catalyst Semiconductor

부품명 CAT24WC65PI-1.8TE13B
상세설명  32K/64K-Bit I2C Serial CMOS EEPROM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CATALYST [Catalyst Semiconductor]
홈페이지  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT24WC65PI-1.8TE13B 데이터시트(HTML) 5 Page - Catalyst Semiconductor

  CAT24WC65PI-1.8TE13B Datasheet HTML 1Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 2Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 3Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 4Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 5Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 6Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 7Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 8Page - Catalyst Semiconductor CAT24WC65PI-1.8TE13B Datasheet HTML 9Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
Discontinued
Parts
CAT24WC33/65
5
Doc No. 1049, Rev. D
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
I2C BUS PROTOCOL
The features of the I2C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24WC33/65 monitors
the SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The bus Master begins a transmission by sending a
START condition. The Master sends the address of the
particular slave device it is requesting. The four most
significant bits of the 8-bit slave address are fixed as
1010 (Fig. 5). The next three bits (A2, A1, A0) are the
device address bits; up to eight 32K/64K devices may
to be connected to the same bus. These bits must
Figure 4. Acknowledge Timing
5027 FHD F07
Figure 5. Slave Address Bits
5020 FHD F06
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
1
0
1
0
A2
A1
A0
R/W
compare to the hardwired input pins, A2, A1 and A0. The
last bit of the slave address specifies whether a Read or
Write operation is to be performed. When this bit is set
to 1, a Read operation is selected, and when set to 0, a
Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT24WC33/65 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24WC33/65 then performs a Read or Write opera-
tion depending on the state of the R/
W bit.
Acknowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The Acknowledg-
ing device pulls down the SDA line during the ninth clock
cycle, signaling that it received the 8 bits of data.
The CAT24WC33/65 responds with an acknowledge
after receiving a START condition and its slave address.
If the device has been selected along with a write
operation, it responds with an acknowledge after receiv-
ing each 8-bit byte.
When the CAT24WC33/65 begins a READ mode it
transmits 8 bits of data, releases the SDA line, and
monitors the line for an acknowledge. Once it receives
this acknowledge, the CAT24WC33/65 will continue to
transmit data. If no acknowledge is sent by the Master,
the device terminates data transmission and waits for a
STOP condition. The master must then issue a stop
condition to return the CAT24WC33/65 to the standby
power mode and place the device in a known state.


유사한 부품 번호 - CAT24WC65PI-1.8TE13B

제조업체부품명데이터시트상세설명
logo
Catalyst Semiconductor
CAT24WC65PI-1.8TE13 CATALYST-CAT24WC65PI-1.8TE13 Datasheet
74Kb / 8P
   32K/64K-Bit I2C Serial CMOS E2PROM
More results

유사한 설명 - CAT24WC65PI-1.8TE13B

제조업체부품명데이터시트상세설명
logo
Catalyst Semiconductor
CAT24WC32 CATALYST-CAT24WC32_05 Datasheet
456Kb / 12P
   32K/64K-Bit I2C Serial CMOS EEPROM
CAT24WC32WI CATALYST-CAT24WC32WI Datasheet
404Kb / 10P
   32K/64K-Bit I2C Serial CMOS EEPROM
CAT24FC64 CATALYST-CAT24FC64 Datasheet
407Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM
CAT24WC66 CATALYST-CAT24WC66 Datasheet
60Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM
CAT24FC64 CATALYST-CAT24FC64_05 Datasheet
629Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM
CAT24FC32 CATALYST-CAT24FC32 Datasheet
451Kb / 11P
   32K-Bit I2C Serial CMOS EEPROM
CAT25C32 CATALYST-CAT25C32_04 Datasheet
76Kb / 11P
   32K/64K-Bit SPI Serial CMOS EEPROM
CAT25C33 CATALYST-CAT25C33_05 Datasheet
315Kb / 11P
   32K/64K-Bit SPI Serial CMOS EEPROM
CAT25C65 CATALYST-CAT25C65 Datasheet
90Kb / 11P
   32K/64K-Bit SPI Serial CMOS EEPROM
CAT24WC32 CATALYST-CAT24WC32 Datasheet
404Kb / 10P
   32K/64K-Bit I2C Serial CMOS E2PROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com