전자부품 데이터시트 검색엔진 |
|
CAT25C65GVSTE13 데이터시트(PDF) 6 Page - Catalyst Semiconductor |
|
CAT25C65GVSTE13 데이터시트(HTML) 6 Page - Catalyst Semiconductor |
6 / 11 page Discontinued Parts 6 CAT25C33/65 Doc. No. 1000, Rev. H © 2005 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice Figure 2. WREN Instruction Timing Figure 3. WRDI Instruction Timing Note: Dashed Line= mode (1, 1) — — — — Note: Dashed Line= mode (1, 1) — — — — SK SI CS SO 00000 11 0 HIGH IMPEDANCE SK SI CS SO 00000 10 0 HIGH IMPEDANCE directly to Vcc or tied to Vcc through a resistor. Figure 9 illustrates hold timing sequence. STATUS REGISTER The Status Register indicates the status of the device. The RDY (Ready) bit indicates whether the CAT25C33/ 65 is busy with a write operation. When set to 1 a write cycle is in progress and when set to 0 the device indicates it is ready. This bit is read only. The WEL (Write Enable) bit indicates the status of the write enable latch . When set to 1, the device is in a Write Enable state and when set to 0 the device is in a Write Disable state. The WEL bit can only be set by the WREN instruction and can be reset by the WRDI instruction. The BP0, BP1 and BP2 (Block Protect) bits indicate which blocks are currently protected. These bits are set by the user issuing the WRSR instruction. The user is allowed to protect any quarter of the memory, the lower half of the memory, the first page or the last page by setting these bits. Once protected the user may only read from the protected portion of the array. These bits are non-volatile. The WPEN (Write Protect Enable) is an enable bit for the WP pin. The WP pin and WPEN bit in the status register control the programmable hardware write protect feature.Hardware write protection is enabled when WP is low and WPEN bit is set to high. The user cannot write to the status register (including the block protect bits and the WPEN bit) and the block protected sections in thememory array when the chip is hardware write protected. Only the sections of the memory array that are not block protected can be written. Hardware write protection is disabled when either WP pin is high or the WPEN bit is zero. DEVICE OPERATION Write Enable and Disable The CAT25C33/65 contains a write enable latch. This latch must be set before any write operation. The device powers |
유사한 부품 번호 - CAT25C65GVSTE13 |
|
유사한 설명 - CAT25C65GVSTE13 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |