전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM29LV800BT-90FE 데이터시트(PDF) 25 Page - Advanced Micro Devices

부품명 AM29LV800BT-90FE
상세설명  8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29LV800BT-90FE 데이터시트(HTML) 25 Page - Advanced Micro Devices

Back Button AM29LV800BT-90FE Datasheet HTML 21Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 22Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 23Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 24Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 25Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 26Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 27Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 28Page - Advanced Micro Devices AM29LV800BT-90FE Datasheet HTML 29Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 49 page
background image
Am29LV800B
23
If the output is low (Busy), the device is actively
erasing or programming. (This includes programming
in the Erase Suspend mode.) If the output is high
(Ready), the device is ready to read array data
(including during the Erase Suspend mode), or is in
the standby mode.
Table 2 shows the outputs for RY/BY#. Figures 13, 14,
17 and 18 shows RY/BY# for read, reset, program,
and erase operations, respectively.
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or com-
plete, or whether the device has entered the Erase
Suspend mode. Toggle Bit I may be read at any
address, and is valid after the rising edge of the final
WE# pulse in the command sequence (prior to the
program or erase operation), and during the sector
erase time-out.
During an Embedded Program or Erase algorithm
operation, successive read cycles to any address
cause DQ6 to toggle. (The system may use either
OE# or CE# to control the read cycles.) When the
operation is complete, DQ6 stops toggling.
After an erase command sequence is written, if all
sectors selected for erasing are protected, DQ6
toggles for approximately 100 µs, then returns to
reading array data. If not all selected sectors are pro-
tected, the Embedded Erase algorithm erases the
unprotected sectors, and ignores the selected sectors
that are protected.
The system can use DQ6 and DQ2 together to deter-
mine whether a sector is actively erasing or is erase-
suspended. When the device is actively erasing (that
is, the Embedded Erase algorithm is in progress),
DQ6 toggles. When the device enters the Erase
Suspend mode, DQ6 stops toggling. However, the
system must also use DQ2 to determine which
sectors are erasing or erase-suspended. Alterna-
tively, the system can use DQ7 (see the subsection on
“DQ7: Data# Polling”).
If a program address falls within a protected sector,
DQ6 toggles for approximately 1 µs after the program
command sequence is written, then returns to
reading array data.
DQ6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded
Program algorithm is complete.
Table 2 shows the outputs for Toggle Bit I on DQ6.
Figure 6 shows the toggle bit algorithm. Figure 20 in
the “AC Characteristics” section shows the toggle bit
timing diagrams. Figure 21 shows the differences
between DQ2 and DQ6 in graphical form. See also the
subsection on “DQ2: Toggle Bit II”.
DQ2: Toggle Bit II
The “Toggle Bit II” on DQ2, when used with DQ6, indi-
cates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in
progress), or whether that sector is erase-suspended.
Toggle Bit II is valid after the rising edge of the final
WE# pulse in the command sequence.
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for era-
sure. (The system may use either OE# or CE# to
control the read cycles.) But DQ2 cannot distinguish
whether the sector is actively erasing or is erase-sus-
pended. DQ6, by comparison, indicates whether the
device is actively erasing, or is in Erase Suspend, but
cannot distinguish which sectors are selected for era-
sure. Thus, both status bits are required for sector
and mode information. Refer to Table 2 to compare
outputs for DQ2 and DQ6.
Figure 6 shows the toggle bit algorithm in flowchart
form, and the section “DQ2: Toggle Bit II” explains
the algorithm. See also the “DQ6: Toggle Bit I” sub-
section. Figure 20 shows the toggle bit timing dia-
gram. Figure 21 shows the differences between DQ2
and DQ6 in graphical form.
Reading Toggle Bits DQ6/DQ2
Refer to Figure 6 for the following discussion. When-
ever the system initially begins reading toggle bit
status, it must read DQ7–DQ0 at least twice in a row
to determine whether a toggle bit is toggling. Typi-
cally, the system would note and store the value of
the toggle bit after the first read. After the second
read, the system would compare the new value of the
toggle bit with the first. If the toggle bit is not tog-
gling, the device has completed the program or erase
operation. The system can read array data on DQ7–
DQ0 on the following read cycle.
However, if after the initial two read cycles, the
system determines that the toggle bit is still toggling,
the system also should note whether the value of DQ5
is high (see the section on DQ5). If it is, the system
should then determine again whether the toggle bit is
toggling, since the toggle bit may have stopped tog-
gling just as DQ5 went high. If the toggle bit is no
longer toggling, the device has successfully com-
pleted the program or erase operation. If it is still tog-
gling, the device did not completed the operation
successfully, and the system must write the reset
command to return to reading array data.
The remaining scenario is that the system initially
determines that the toggle bit is toggling and DQ5
has not gone high. The system may continue to
monitor the toggle bit and DQ5 through successive
read cycles, determining the status as described in
the previous paragraph. Alternatively, it may choose
to perform other system tasks. In this case, the
system must start at the beginning of the algorithm
when it returns to determine the status of the opera-
tion (top of Figure 6).
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions DQ5 produces a “1.” This is a failure
condition that indicates the program or erase cycle
was not successfully completed.


유사한 부품 번호 - AM29LV800BT-90FE

제조업체부품명데이터시트상세설명
logo
Advanced Micro Devices
AM29LV800BT-90DG5C AMD-AM29LV800BT-90DG5C Datasheet
80Kb / 9P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Boot Sector Flash Memory-Die Revision 1
AM29LV800BT-90DG5C1 AMD-AM29LV800BT-90DG5C1 Datasheet
80Kb / 9P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Boot Sector Flash Memory-Die Revision 1
AM29LV800BT-90DG5I AMD-AM29LV800BT-90DG5I Datasheet
80Kb / 9P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Boot Sector Flash Memory-Die Revision 1
AM29LV800BT-90DG5I1 AMD-AM29LV800BT-90DG5I1 Datasheet
80Kb / 9P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Boot Sector Flash Memory-Die Revision 1
AM29LV800BT-90DGC2 AMD-AM29LV800BT-90DGC2 Datasheet
272Kb / 12P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Boot Sector Flash Memory- Die Revision 2
More results

유사한 설명 - AM29LV800BT-90FE

제조업체부품명데이터시트상세설명
logo
Advanced Micro Devices
AM29LV800B AMD-AM29LV800B Datasheet
569Kb / 42P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
logo
SPANSION
AM29LV800D SPANSION-AM29LV800D_06 Datasheet
1Mb / 46P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
logo
Advanced Micro Devices
AM29LV800D AMD-AM29LV800D Datasheet
1Mb / 51P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
logo
SPANSION
S29AL008J70BFI020 SPANSION-S29AL008J70BFI020 Datasheet
1Mb / 54P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
S29AL008J70TFI020 SPANSION-S29AL008J70TFI020 Datasheet
1Mb / 54P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
S29AL008D SPANSION-S29AL008D_06 Datasheet
1Mb / 56P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
S29AL008D SPANSION-S29AL008D Datasheet
1Mb / 55P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
S29AL008J SPANSION-S29AL008J Datasheet
1Mb / 54P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
logo
Advanced Micro Devices
AM29LL800B AMD-AM29LL800B Datasheet
534Kb / 40P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 2.2 Volt-only Boot Sector Flash Memory
AM29F800B AMD-AM29F800B Datasheet
518Kb / 39P
   8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com