 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AM42DL16X2D 데이터시트(HTML) 6 Page - Advanced Micro Devices |
|
||||||||||||||||||||||||||||||
AM42DL16X2D 데이터시트(HTML) 6 Page - Advanced Micro Devices |
|
|
6 / 128 page 
4 Am42DL16x2D February 6, 2004 Figure 26. Sector/Sector Block Protect and Unprotect Timing Diagram............................................................................... 48 Alternate CE#f Controlled Erase and Program Operations .... 49 Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program) Op- eration Timings................................................................................ 50 SRAM Read Cycle .................................................................. 51 Figure 28. SRAM Read Cycle—Address Controlled....................... 51 Figure 29. SRAM Read Cycle ......................................................... 52 SRAM Write Cycle .................................................................. 53 Figure 30. SRAM Write Cycle—WE# Control ................................. 53 Figure 31. SRAM Write Cycle—CE1#s Control .............................. 54 Figure 32. SRAM Write Cycle—UB#s and LB#s Control ................ 55 Flash Erase And Programming Performance . 56 Flash Latchup Characteristics. . . . . . . . . . . . . . . 56 Package Pin Capacitance . . . . . . . . . . . . . . . . . . 56 FLASH Data Retention . . . . . . . . . . . . . . . . . . . . . 56 SRAM Data Retention Characteristics . . . . . . . . 57 Figure 33. CE1#s Controlled Data Retention Mode....................... 57 Figure 34. CE2s Controlled Data Retention Mode......................... 57 Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 58 FLA069—69-Ball Fine-Pitch Grid Array 8 x 11 mm ............... 58 Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 59 Revision A (October 24, 2001) ............................................... 59 |
Korean ▼ 
English
Chinese
German
Japanese
Russian
Spanish
French
Italian
Portuguese
Polish
Vietnamese
