전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

AM29BDS643G 데이터시트(HTML) 24 Page - Advanced Micro Devices

부품명 AM29BDS643G
상세내용  64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
Download  49 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29BDS643G 데이터시트(HTML) 24 Page - Advanced Micro Devices

Back Button AM29BDS643G 데이터시트 HTML 20Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 21Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 22Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 23Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 24Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 25Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 26Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 27Page - Advanced Micro Devices AM29BDS643G 데이터시트 HTML 28Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 49 page
background image
22
Am29BDS643G
25692A2 May 8, 2006
D A TA
SH EE T
the sector address. The device ID is read in three
cycles.
The system must write the reset command to return to
the read mode (or erase-suspend-read mode if the
bank was previously in Erase Suspend).
Program Command Sequence
Programming is a four-bus-cycle operation. The
program command sequence is initiated by writing two
unlock write cycles, followed by the program set-up
command. The program address and data are written
next, which in turn initiate the Embedded Program
algorithm. The system is not required to provide further
controls or timings. The device automatically provides
internally generated program pulses and verifies the
programmed cell margin. Table 10 shows the address
and data requirements for the program command
sequence.
When the Embedded Program algorithm is complete,
that bank then returns to the read mode and addresses
are no longer latched. The system can determine the
status of the program operation by monitoring DQ7 or
DQ6/DQ2. Refer to the Write Operation Status section
for information on these status bits.
Any commands written to the device during the
Embedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the program
operation. The program command sequence should be
reinitiated once that bank has returned to the read
mode, to ensure data integrity.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
from “0” back to a “1.” Attempting to do so may
cause that bank to set DQ5 = 1, or cause the DQ7 and
DQ6 status bit to indicate the operation was suc-
cessful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a “0”
to a “1.”
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to prima-
rily program to a bank faster than using the standard
program command sequence. The unlock bypass
command sequence is initiated by first writing two
unlock cycles. This is followed by a third write cycle
containing the unlock bypass command, 20h. That
bank then enters the unlock bypass mode. A two-cycle
unlock bypass program command sequence is all that
is required to program in this mode. The first cycle in
this sequence contains the unlock bypass program
command, A0h; the second cycle contains the program
address and data. Additional data is programmed in
the same manner. This mode dispenses with the initial
two unlock cycles required in the standard program
command sequence, resulting in faster total program-
ming time. Table 10 shows the requirements for the
unlock bypass command sequences.
During the unlock bypass mode, only the Unlock
Bypass Program and Unlock Bypass Reset commands
are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset
command sequence. The first cycle must contain the
bank address and the data 90h. The second cycle
need only contain the data 00h. The bank then returns
to the read mode.
The device offers accelerated program operations
through the VPP input. When the system asserts VPP
on this input, the device automatically enters the
Unlock Bypass mode. The system may then write the
tw o-cycl e Unlock Bypass prog r a m command
sequence. The device uses the higher voltage on the
VPP input to accelerate the operation.
Figure 1 illustrates the algorithm for the program oper-
ation. Refer to the Erase/Program Operations table in
the AC Characteristics section for parameters, and
Figure 13 for timing diagrams.
Description
Address
Read Data
Manufacturer ID
(BA) + 00h
0001h
Device ID, Word 1
(BA) + 01h
227Eh
Device ID, Word 2
(BA) + 0Eh
2202h
Device ID, Word 3
(BA) + 0Fh
2200h
Sector Block
Lock/Unlock
(SA) + 02h
0001 (locked),
0000 (unlocked)
Handshaking
(BA) + 03h
43h


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49 


데이터시트 Download

Go To PDF Page

관련 부품명

부품명상세내용Html View제조사
AM29BDS128H128 or 64 Megabit 8 M or 4 M x 16-Bit CMOS 1.8 Volt-only Simultaneous Read/Write Burst Mode Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM29BDS320G32 Megabit 2 M x 16-Bit 1.8 Volt-only Simultaneous Read/Write Burst Mode Flash Memory 1 2 3 4 5 MoreSPANSION
AM42BDS6408HCMOS 1.8 Volt-only Simultaneous Read/Write Burst Mode Flash Memory and 8 Mbit 512 K x 16-Bit SRAM 1 2 3 4 5 MoreSPANSION
AM29BDS640G64 Megabit 4 M x 16-Bit 1.8 Volt-only Simultaneous Read/Write Burst Mode Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM42BDS640AG64 Megabit 4 M x 16-Bit CMOS 1.8 Volt-only Simultaneous Operation Burst Mode Flash Memory and 16 Mbit 1 M x 16-Bit Static RAM 1 2 3 4 5 MoreAdvanced Micro Devices
AM29PDL129H128 Megabit 8 M x 16-Bit CMOS 3.0 Volt-only Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO 1 2 3 4 5 MoreAdvanced Micro Devices
AM29PDL127H128 Megabit 8 M x 16-Bit CMOS 3.0 Volt-only Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIOTM Control 1 2 3 4 5 MoreAdvanced Micro Devices
AM29PDS322D32 Megabit 2 M x 16-Bit CMOS 1.8 Volt-only 1.8 V to 2.2 V Simultaneous Read/Write Page-Mode Boot Sector Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM29BDD160G_0616 Megabit 1 M x 16-bit/512 K x 32-Bit CMOS 2.5 Volt-only Burst Mode Dual Boot Simultaneous Read/Write Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM41PDS3224D32 Megabit 2 M x 16-Bit CMOS 1.8 Volt-only Simultaneous Operation Page Mode Flash Memory and 4 Mbit 512 K x 8-Bit/256 K x 16-Bit Static RAM 1 2 3 4 5 MoreAdvanced Micro Devices

링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn