전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

AM29BDS128H 데이터시트(HTML) 6 Page - Advanced Micro Devices

부품명 AM29BDS128H
상세내용  128 or 64 Megabit (8 M or 4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
Download  89 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29BDS128H 데이터시트(HTML) 6 Page - Advanced Micro Devices

Back Button AM29BDS128H 데이터시트 HTML 2Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 3Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 4Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 5Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 6Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 7Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 8Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 9Page - Advanced Micro Devices AM29BDS128H 데이터시트 HTML 10Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 89 page
background image
4
Am29BDS128H/Am29BDS640H
27024B3 May 10, 2006
D A TA
SH EE T
Write Operation Status . . . . . . . . . . . . . . . . . . . . . 48
DQ7: Data# Polling ................................................................. 48
Figure 8. Data# Polling Algorithm ................................................... 48
DQ6: Toggle Bit I .................................................................... 49
Figure 9. Toggle Bit Algorithm......................................................... 50
DQ2: Toggle Bit II ................................................................... 50
Table 22. DQ6 and DQ2 Indications ...............................................51
Reading Toggle Bits DQ6/DQ2 .............................................. 51
DQ5: Exceeded Timing Limits ................................................ 51
DQ3: Sector Erase Timer ....................................................... 51
Table 23. Write Operation Status ....................................................52
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 53
Figure 10. Maximum Negative Overshoot Waveform ..................... 53
Figure 11. Maximum Positive Overshoot Waveform....................... 53
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . 53
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 54
CMOS Compatible . . . . . . . . . . . . . . . . . . . . . . . . . 54
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Figure 12. Test Setup...................................................................... 55
Table 24. Test Specifications ..........................................................55
Key to Switching Waveforms . . . . . . . . . . . . . . . 55
Switching Waveforms . . . . . . . . . . . . . . . . . . . . . 55
Figure 13. Input Waveforms and Measurement Levels .................. 55
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 56
VCC Power-up ......................................................................... 56
Figure 14. VCC Power-up Diagram ................................................. 56
CLK Characterization ............................................................. 56
Figure 15. CLK Characterization..................................................... 56
Synchronous/Burst Read ....................................................... 57
Figure 16. CLK Synchronous Burst Mode Read (rising active CLK) ...
.........................................................................................................58
Figure 17. CLK Synchronous Burst Mode Read (Falling Active Clock)
.........................................................................................................58
Figure 18. Synchronous Burst Mode Read ..................................... 59
Figure 19. 8-word Linear Burst with Wrap Around .......................... 59
Figure 20. Linear Burst with RDY Set One Cycle Before Data ....... 60
Figure 21. Reduced Wait-state Handshake Burst Suspend/Resume at
an Even Address............................................................................. 61
Figure 22. Reduced Wait-state Handshake Burst Suspend/Resume at
an Odd Address .............................................................................. 61
Figure 23. Reduced Wait-state Handshake Burst Suspend/Resume at
Address 3Eh (or Offset from 3Eh)................................................... 62
Figure 24. Reduced Wait-state Handshake Burst Suspend/Resume at
Address 3Fh (or Offset from 3Fh by a Multiple of 64) ..................... 62
Figure 25. Standard Handshake Burst Suspend Prior to Initial Access
.........................................................................................................63
Figure 26. Standard Handshake Burst Suspend at or after Initial Ac-
cess................................................................................................ 63
Figure 27. Standard Handshake Burst Suspend at Address 3Fh (Start-
ing Address 3Dh or Earlier)............................................................ 64
Figure 28. Standard Handshake Burst Suspend at Address 3Eh/3Fh
(Without a Valid Initial Access)....................................................... 64
Figure 29. Standard Handshake Burst Suspend at Address 3Eh/3Fh
(with 1 Access CLK)....................................................................... 65
Figure 30. Read Cycle for Continuous Suspend............................ 65
Asynchronous Mode Read .................................................... 66
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 67
Figure 31. Asynchronous Mode Read with Latched Addresses .... 67
Figure 32. Asynchronous Mode Read............................................ 67
Figure 33. Reset Timings ............................................................... 68
Erase/Program Operations ..................................................... 69
Figure 34. Asynchronous Program Operation Timings: AVD# Latched
Addresses ...................................................................................... 70
Figure 35. Asynchronous Program Operation Timings: WE# Latched
Addresses ...................................................................................... 71
Figure 36. Synchronous Program Operation Timings: WE# Latched
Addresses ...................................................................................... 72
Figure 37. Synchronous Program Operation Timings: CLK Latched
Addresses ...................................................................................... 73
Figure 38. Chip/Sector Erase Command Sequence ...................... 74
Figure 39. Accelerated Programming Timing................................. 75
Figure 40. Data# Polling Timings (During Embedded Algorithm) .. 76
Figure 41. Toggle Bit Timings (During Embedded Algorithm)........ 76
Figure 42. Synchronous Data Polling Timings/Toggle Bit Timings 77
Figure 43. DQ2 vs. DQ6................................................................. 77
Temporary Sector Unprotect .................................................. 78
Figure 44. Temporary Sector Unprotect Timing Diagram .............. 78
Figure 45. Sector/Sector Block Protect and
Unprotect Timing Diagram ............................................................. 79
Figure 46. Latency with Boundary Crossing .................................. 80
Figure 47. Latency with Boundary Crossing
into Program/Erase Bank ............................................................... 81
Figure 48. Example of Wait States Insertion.................................. 82
Figure 49. Back-to-Back Read/Write Cycle Timings ...................... 83
Erase and Programming Performance . . . . . . . 84
BGA Ball Capacitance . . . . . . . . . . . . . . . . . . . . . 84
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 85
VBB080—80-ball Fine-Pitch Ball Grid Array (BGA) 11.5 x
9 mm Package ........................................................................ 85
VBD064—64-ball Fine-Pitch Ball Grid Array (BGA) 9 x
8 mm Package ........................................................................ 86
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 87


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89 


데이터시트 Download

Go To PDF Page


링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn