 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AM29BDS320G 데이터시트(PDF) 19 Page - SPANSION |
|
||||||||||||||||||||||||||||||
AM29BDS320G 데이터시트(HTML) 19 Page - SPANSION |
|
|
19 / 74 page  October 1, 2003 27243B1 Am29BDS320G 17 Prelimin ary Current is reduced for the duration of the RESET# pulse. When RESET# is held at VSS ± 0.2 V, the device draws CMOS standby current (ICC4). If RESET# is held at VIL but not within VSS ± 0.2 V, the standby current will be greater. RESET# may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory. If RESET# is asserted during a program or erase operation, the device requires a time of tREADY (during Embedded Algorithms) before the device is ready to read data again. If RESET# is asserted when a program or erase operation is not ex- ecuting, the reset operation is completed within a time of tREADY (not during Embedded Algorithms). The system can read data tRH after RESET# returns to VIH. Refer to the AC Characteristics tables for RESET# parameters and to Figure 20, “Reset Timings,” on page 56 for the timing diagram. Output Disable Mode When the OE# input is at VIH, output from the device is disabled. The outputs are placed in the high impedance state. Hardware Data Protection The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 14, “Command Definitions,” on page 36 for command definitions). The device offers two types of data protection at the sector level: The sector lock/unlock command sequence disables or re-enables both pro- gram and erase operations in any sector. When WP# is at VIL, sectors 0 and 1 (bottom boot) or sectors 68 and 69 (top boot) are locked. When ACC is at VIL, all sectors are locked. The following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during VCC power-up and power-down transitions, or from system noise. Write Protect (WP#) The Write Protect (WP#) input provides a hardware method of protecting data without using VID. If the system asserts VIL on the WP# pin, the device disables program and erase functions in sectors 0 and 1 (bottom boot) or sectors 68 and 69 (top boot). If the system asserts VIH on the WP# pin, the device reverts to whether the two outermost 8K Byte boot sectors were last set to be protected or unprotected. Note that the WP# pin must not be left floating or unconnected; inconsistent be- havior of the device may result. Low VCC Write Inhibit When VCC is less than VLKO, the device does not accept any write cycles. This pro- tects data during VCC power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until VCC is greater than VLKO. The sys- |
유사한 부품 번호 - AM29BDS320G |
|
유사한 설명 - AM29BDS320G |
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
