전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN9115 데이터시트(PDF) 99 Page - SMSC Corporation

부품명 LAN9115
상세설명  Highly Efficient Single- Chip 10/100 Non-PCI Ethernet Controller
Download  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SMSC [SMSC Corporation]
홈페이지  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9115 데이터시트(HTML) 99 Page - SMSC Corporation

Back Button LAN9115 Datasheet HTML 95Page - SMSC Corporation LAN9115 Datasheet HTML 96Page - SMSC Corporation LAN9115 Datasheet HTML 97Page - SMSC Corporation LAN9115 Datasheet HTML 98Page - SMSC Corporation LAN9115 Datasheet HTML 99Page - SMSC Corporation LAN9115 Datasheet HTML 100Page - SMSC Corporation LAN9115 Datasheet HTML 101Page - SMSC Corporation LAN9115 Datasheet HTML 102Page - SMSC Corporation LAN9115 Datasheet HTML 103Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 131 page
background image
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9115
99
Revision 1.1 (05-17-05)
DATASHEET
5.4.2
ADDRH—MAC Address High Register
The MAC Address High register contains the upper 16-bits of the physical address of the MAC. The
contents of this register are optionally loaded from the EEPROM at power-on through the EEPROM
Controller if a programmed EEPROM is detected. The least significant byte of this register (bits [7:0])
7-6
BackOff Limit (BOLMT). The BOLMT bits allow the user to set its back-off limit in a relaxed or
aggressive mode. According to IEEE 802.3, the MAC has to wait for a random number [r] of slot-
times** after it detects a collision, where:
(eq.1)0 < r < 2K
The exponent K is dependent on how many times the current frame to be transmitted has been retried,
as follows:
(eq.2)K = min (n, 10) where n is the current number of retries.
If a frame has been retried three times, then K = 3 and r= 8 slot-times maximum. If it has been retried
12 times, then K = 10, and r = 1024 slot-times maximum.
An LFSR (linear feedback shift register) 20-bit counter emulates a 20bit random number generator,
from which r is obtained. Once a collision is detected, the number of the current retry of the current
frame is used to obtain K (eq.2). This value of K translates into the number of bits to use from the
LFSR counter. If the value of K is 3, the MAC takes the value in the first three bits of the LFSR counter
and uses it to count down to zero on every slot-time. This effectively causes the MAC to wait eight
slot-times. To give the user more flexibility, the BOLMT value forces the number of bits to be used
from the LFSR counter to a predetermined value as in the table below.
Thus, if the value of K = 10, the MAC will look at the BOLMT if it is 00, then use the lower ten bits of the LFSR
counter for the wait countdown. If the BOLMT is 10, then it will only use the value in the first four bits for the
wait countdown, etc.
**Slot-time = 512 bit times. (See IEEE 802.3 Spec., Secs. 4.2.3.25 and 4.4.2.1)
5
Deferral Check (DFCHK). When set, enables the deferral check in the MAC. The MAC will abort the
transmission attempt if it has deferred for more than 24,288 bit times. Deferral starts when the
transmitter is ready to transmit, but is prevented from doing so because the CRS is active. Defer time
is not cumulative. If the transmitter defers for 10,000 bit times, then transmits, collides, backs off, and
then has to defer again after completion of back-off, the deferral timer resets to 0 and restarts. When
reset, the deferral check is disabled in the MAC and the MAC defers indefinitely.
4
Reserved
3
Transmitter enable (TXEN). When set, the MAC’s transmitter is enabled and it will transmit frames
from the buffer onto the cable.
When reset, the MAC’s transmitter is disabled and will not transmit any frames.
2
Receiver Enable (RXEN). When set (1), the MAC’s receiver is enabled and will receive frames from
the internal PHY.
When reset, the MAC’s receiver is disabled and will not receive any frames from the internal PHY.
1-0
Reserved
Offset:
2
Attribute:
R/W
Default Value:
0000FFFFh
Size:
32 bits
BITS
DESCRIPTION
BOLMT Value
# Bits Used from LFSR Counter
2’b00
10
2’b01
8
2’b10
4
2’b11
1


유사한 부품 번호 - LAN9115

제조업체부품명데이터시트상세설명
logo
SMSC Corporation
LAN9115 SMSC-LAN9115 Datasheet
219Kb / 7P
   HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
logo
Microchip Technology
LAN9115 MICROCHIP-LAN9115 Datasheet
1Mb / 114P
   Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
06/23/16
logo
SMSC Corporation
LAN9115 SMSC-LAN9115 Datasheet
1Mb / 136P
   Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9115-MD SMSC-LAN9115-MD Datasheet
219Kb / 7P
   HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9115-MT SMSC-LAN9115-MT Datasheet
219Kb / 7P
   HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
More results

유사한 설명 - LAN9115

제조업체부품명데이터시트상세설명
logo
Microchip Technology
LAN9116 MICROCHIP-LAN9116 Datasheet
1,016Kb / 109P
   Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
06/23/16
logo
SMSC Corporation
LAN9115 SMSC-LAN9115 Datasheet
219Kb / 7P
   HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9115 SMSC-LAN9115_08 Datasheet
1Mb / 136P
   Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9116 SMSC-LAN9116_08 Datasheet
1Mb / 132P
   Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9116 SMSC-LAN9116 Datasheet
1Mb / 126P
   Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
logo
Microchip Technology
LAN9115 MICROCHIP-LAN9115 Datasheet
1Mb / 114P
   Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
06/23/16
logo
SMSC Corporation
LAN9117 SMSC-LAN9117_08 Datasheet
1Mb / 136P
   High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
LAN9118 SMSC-LAN9118_07 Datasheet
1Mb / 129P
   High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
logo
Microchip Technology
LAN9118 MICROCHIP-LAN9118 Datasheet
1,015Kb / 109P
   High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
06/23/16
LAN9117 MICROCHIP-LAN9117 Datasheet
1Mb / 114P
   High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
06/23/16
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com