LAN9115-MD datasheet(82/131 Pages) SMSC

부품명	LAN9115-MD

상세설명	Highly Efficient Single- Chip 10/100 Non-PCI Ethernet Controller

Download	131 Pages

Scroll/Zoom	100%

제조업체	SMSC [SMSC Corporation]

홈페이지	http://www.smsc.com

Logo

82 / 131 page

Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

Datasheet

Revision 1.1 (05-17-05)

82

SMSC LAN9115

DATASHEET

5.3.9.1

Allowable settings for Configurable FIFO Memory Allocation

TX and RX FIFO space is configurable through the CSR - HW_CFG register defined above. The user

must select the FIFO allocation by setting the TX FIFO Size (TX_FIF_SZ) field in the hardware

configuration (HW_CFG) register. The TX_FIF_SZ field selects the total allocation for the TX data path,

including the TX Status FIFO size. The TX Status FIFO size is fixed at 512 Bytes (128 TX Status

DWORDs). The TX Status FIFO length is subtracted from the total TX FIFO size with the remainder

being the TX data FIFO Size. Note that TX data FIFO space includes both commands and payload

data.

4

Serial Management Interface Select (SMI_SEL). This bit is used to switch

the SMI port (MDIO and MDC) between the internal PHY and the external

MII port. When this bit is cleared to ‘0’, the internal PHY is selected, and all

SMI transactions will be to the internal PHY. When this bit is set to ‘1’, the

external MII port is selected, and all SMI transactions will be to the external

PHY. This bit functions independent of EXT_PHY_EN. When this bit is set,

the internal MDIO and MDC signals are driven low. When this bit is cleared,

the external MIDIO signal is tri-stated, and the MDC signal is driven low.

Note:

This bit does not control the multiplexing of other MII signals.

R/W

0

3

External PHY Detect (EXT_PHY_DET). This bit reflects the latched value

of the EXT_PHY_DET strap. The EXT_PHY_DET strap is used to indicate

the presence of an external PHY. This strap is latched from the value of the

external MDIO signal upon power-up or hard reset. If MDIO is pulled high a

‘1’ will be seen in this bit. If MDIO is pulled low a ‘0’ will be seen in this bit.

The RXT_PHY_DET strap has no other effect on the internal logic. Its only

function is to give the system designer a mechanism to indicate the

presence of an external PHY to a software application.

RO

Dependant

on

EXT_PHY_D

ET strap pin

2

External PHY Enable (EXT_PHY_EN). When set to a ‘1’, this bit enables

the external MII port. When cleared, the internal PHY is enabled and the

external MII port is disabled.

Notes:

■ This signal does not control multiplexing of the SMI port or the TX_CLK

or RX_CLK signals.

■ There are restrictions on the use of this bit. Please refer to Section 3.12,

"MII Interface - External MII Switching," on page 43 for details.

RW

0

1

Soft Reset Timeout (SRST_TO). If a software reset is attempted when the

internal PHY is not in the operational state (RX_CLK and TX_CLK running), the reset

will not complete and the soft reset operation will timeout and this bit will be set to a

‘1’. The host processor must correct the problem and issue another soft reset.

RO

0

Soft Reset (SRST). Writing 1 generates a software initiated reset. This reset

generates a full reset of the MAC CSR’s. The SCSR’s (system command

and status registers) are reset except for any NASR bits. Soft reset also

clears any TX or RX errors (TXE/RXE). This bit is self-clearing.

Notes:

■ Do not attempt a soft reset unless the internal PHY is fully awake and

operational. After a PHY reset, or when returning from a reduced power

state, the PHY must given adequate time to return to the operational state

before a soft reset can be issued. The internal RX_CLK and TX_CLK

signals must be running for a proper software reset. Please refer to

Section 6.8, "Reset Timing," on page 124 for details on PHY reset timing.

■ The LAN9115 must always be read at least once after power-up, reset, or

upon return from a power-saving state or write operations will not function.

SC

0

BITS

DESCRIPTION

TYPE

DEFAULT

유사한 부품 번호 - LAN9115-MD

제조업체	부품명	데이터시트	상세설명
SMSC Corporation	LAN9115-MD	219Kb / 7P	HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER

More results

유사한 설명 - LAN9115-MD

제조업체	부품명	데이터시트	상세설명
Microchip Technology	LAN9116	1,016Kb / 109P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller 06/23/16
SMSC Corporation	LAN9115	219Kb / 7P	HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
	LAN9115	1Mb / 136P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
	LAN9116	1Mb / 132P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
	LAN9116	1Mb / 126P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Microchip Technology	LAN9115	1Mb / 114P	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller 06/23/16
SMSC Corporation	LAN9117	1Mb / 136P	High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
SMSC Corporation	LAN9118	1Mb / 129P	High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Microchip Technology	LAN9118	1,015Kb / 109P	High Performance Single-Chip 10/100 Non-PCI Ethernet Controller 06/23/16
Microchip Technology	LAN9117	1Mb / 114P	High Performance Single-Chip 10/100 Non-PCI Ethernet Controller 06/23/16

More results

LAN9115-MD 데이터시트(PDF) 82 Page - SMSC Corporation

LAN9115-MD 데이터시트(HTML) 82 Page - SMSC Corporation

유사한 부품 번호 - LAN9115-MD

유사한 설명 - LAN9115-MD

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL