전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM50DL128BH56IS 데이터시트(PDF) 25 Page - SPANSION

부품명 AM50DL128BH56IS
상세설명  Two Am29DL640G 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
Download  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SPANSION [SPANSION]
홈페이지  http://www.spansion.com
Logo SPANSION - SPANSION

AM50DL128BH56IS 데이터시트(HTML) 25 Page - SPANSION

Back Button AM50DL128BH56IS Datasheet HTML 21Page - SPANSION AM50DL128BH56IS Datasheet HTML 22Page - SPANSION AM50DL128BH56IS Datasheet HTML 23Page - SPANSION AM50DL128BH56IS Datasheet HTML 24Page - SPANSION AM50DL128BH56IS Datasheet HTML 25Page - SPANSION AM50DL128BH56IS Datasheet HTML 26Page - SPANSION AM50DL128BH56IS Datasheet HTML 27Page - SPANSION AM50DL128BH56IS Datasheet HTML 28Page - SPANSION AM50DL128BH56IS Datasheet HTML 29Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 70 page
background image
February 6, 2004
Am50DL128BH
23
ADV ANCE
I N FO RMAT I O N
.
Figure 3.
SecSi Sector Protect Verify
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Table 12 for com-
mand definitions). In addition, the following hardware
data protection measures prevent accidental erasure
or programming, which might otherwise be caused by
spurious system level signals during V
CC power-up
and power-down transitions, or from system noise.
Low VCC Write Inhibit
When V
CC is less than VLKO, the device does not ac-
cept any write cycles. This protects data during V
CC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets to the read mode. Subsequent
writes are ignored until V
CC is greater than VLKO. The
system must provide the proper signals to the control
pins to prevent unintentional writes when V
CC is
greater than V
LKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE#f
or WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
V
IL, CE#f = VIH or WE# = VIH. To initiate a write cycle,
CE#f and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE#f = V
IL and OE# = VIH during power up,
the device does not accept commands on the rising
edge of WE#. The internal state machine is automati-
cally reset to the read mode on power-up.
COMMON FLASH MEMORY INTERFACE
(CFI)
The Common Flash Interface (CFI) specification out-
lines device and host system software interrogation
handshake, which allows specific vendor-specified
software algorithms to be used for entire families of
devices. Software support can then be device-inde-
pendent, JEDEC ID-independent, and forward- and
backward-compatible for the specified flash device
families. Flash vendors can standardize their existing
interfaces for long-term compatibility.
This device enters the CFI Query mode when the sys-
tem writes the CFI Query command, 98h, to address
55h in word mode (or address AAh in byte mode), any
time the device is ready to read array data. The
system can read CFI information at the addresses
given in Tables 8–11. To terminate reading CFI data,
the system must write the reset command.The CFI
Query mode is not accessible when the device is exe-
cuting an Embedded Program or embedded Erase al-
gorithm.
The system can also write the CFI query command
when the device is in the autoselect mode. The device
enters the CFI query mode, and the system can read
CFI data at the addresses given in Tables 8–11. The
system must write the reset command to return the de-
vice to reading array data.
For further information, please refer to the CFI Specifi-
cation and CFI Publication 100, available via the
World Wide Web at http://www.amd.com/flash/cfi. Al-
ternatively, contact an AMD representative for copies
of these documents.
Write 60h to
any address
Write 40h to SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
START
RESET# =
VIH or VID
Wait 1
µs
Read from SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
If data = 00h,
SecSi Sector is
unprotected.
If data = 01h,
SecSi Sector is
protected.
Remove VIH or VID
from RESET#
Write reset
command
SecSi Sector
Protect Verify
complete


유사한 부품 번호 - AM50DL128BH56IS

제조업체부품명데이터시트상세설명
logo
Advanced Micro Devices
AM50DL128BH56IS AMD-AM50DL128BH56IS Datasheet
959Kb / 68P
   Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
More results

유사한 설명 - AM50DL128BH56IS

제조업체부품명데이터시트상세설명
logo
SPANSION
AM50DL128CH SPANSION-AM50DL128CH_04 Datasheet
922Kb / 66P
   Two Am29DL640G 64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
AM49DL640BH SPANSION-AM49DL640BH Datasheet
1Mb / 63P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
AM50DL9608G SPANSION-AM50DL9608G Datasheet
972Kb / 70P
   64 Megabit (4 M x 16-Bit) and 32 Megabit (2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories, and 8 Mbit
AM75DL9608HG SPANSION-AM75DL9608HG Datasheet
1Mb / 70P
   64 Megabit (4 M x 16-Bit) and 32 Megabit (2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories, and
logo
Advanced Micro Devices
AM29DL640G AMD-AM29DL640G Datasheet
1Mb / 52P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
logo
SPANSION
AM29DL640H SPANSION-AM29DL640H_05 Datasheet
1Mb / 54P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
S29JL064H SPANSION-S29JL064H Datasheet
1Mb / 64P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
logo
Advanced Micro Devices
AM29DL640H AMD-AM29DL640H Datasheet
880Kb / 54P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM29DL640D AMD-AM29DL640D_05 Datasheet
1Mb / 54P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
logo
SPANSION
AM29DL640G SPANSION-AM29DL640G_05 Datasheet
1Mb / 56P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com