전자부품 데이터시트 검색엔진 |
|
TS12A4515DRG4 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
TS12A4515DRG4 데이터시트(HTML) 7 Page - Texas Instruments |
7 / 15 page www.ti.com APPLICATION INFORMATION Power-Supply Considerations Logic-Level Thresholds High-Frequency Performance Test Circuits/Timing Diagrams TS12A4515 TS12A4514 GND IN NO COM 50 Ω TS12A4514 ∆VOUT is the measured voltage due to charge transfer error Q when the channel turns off. Q = DVOUT x CL TS12A4515 VIN VOUT VNO or VNC = 0 V CL 1000 pF VIN VOUT ∆VOUT V+ V+ V+ 0 V TS12A4514 ,, TS12A4515 LOW-VOLTAGE, LOW ON-STATE RESISTANCE SPST CMOS ANALOG SWITCHES SCDS193B – AUGUST 2006 – REVISED MARCH 2007 The TS12A4514/TS12A4515 construction is typical of most CMOS analog switches, except that they have only two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Reverse ESD-protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND. Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and, therefore, fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog-signal paths and V+ or GND. V+ and GND also power the internal logic and logic-level translators. The logic-level translators convert the logic levels to switched V+ and GND signals to drive the analog signal gates. The logic-level thresholds are CMOS/TTL compatible when V+ is 5 V. As V+ is raised, the level threshold increases slightly. When V+ reaches 12 V, the level threshold is about 3 V – above the TTL-specified high-level minimum of 2.8 V, but still compatible with CMOS outputs. CAUTION: Do not connect the TS12A4514/MAS4515 V+ to 3 V and then connect the logic-level pins to logic-level signals that operate from 5-V supply. Output levels can exceed 3 V and violate the absolute maximum ratings, damaging the part and/or external circuits. In 50- Ω systems, signal response is reasonably flat up to 250 MHz (see Typical Operating Characteristics). Above 20 MHz, the on response has several minor peaks that are highly layout dependent. The problem is not in turning the switch on; it is turning it off. The OFF-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz, OFF isolation is about –45 dB in 50- Ω systems, decreasing (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make OFF isolation decrease. OFF isolation is about 3 dB above that of a bare IC socket, and is due entirely to capacitive coupling. Figure 1. Charge Injection 7 Submit Documentation Feedback |
유사한 부품 번호 - TS12A4515DRG4 |
|
유사한 설명 - TS12A4515DRG4 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |