전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

AD8251 데이터시트(HTML) 16 Page - Analog Devices

부품명 AD8251
상세내용  10 MHz, 20 V/μs, G = 1, 2, 4, 8 i CMOS® Programmable Gain Instrumentation Amplifier
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo 

AD8251 데이터시트(HTML) 16 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
/ 24 page
 16 / 24 page
background image
AD8251
Rev. 0 | Page 16 of 24
THEORY OF OPERATION
10kΩ
10kΩ
10kΩ
10kΩ
REF
OUT
A3
–IN
+IN
WR
2.2kΩ
2.2kΩ
+VS
+VS
–VS
–VS
+VS
–VS
+VS
–VS
A1
A0
2.2kΩ
DGND
A1
A2
DIGITAL
GAIN
CONTROL
2.2kΩ
+VS
–VS
+VS
–VS
+VS
–VS
+VS
–VS
Figure 49. Simplified Schematic
The AD8251 is a monolithic instrumentation amplifier based
on the classic, three op amp topology, as shown in Figure 49.
It is fabricated on the Analog Devices, Inc. proprietary iCMOS
process that provides precision, linear performance, and a robust
digital interface. A parallel interface allows users to digitally
program gains of 1, 2, 4, and 8. Gain control is achieved by
switching resistors in an internal, precision, resistor array (as
shown in Figure 49). Although the AD8251 has a voltage feed-
back topology, gain bandwidth product increases for gains of 1,
2, and 4 because each gain has its own frequency compensation.
This results in maximum bandwidth at higher gains.
All internal amplifiers employ distortion cancellation circuitry
and achieve high linearity and ultralow THD. Laser trimmed
resistors allow for a maximum gain error of less than 0.03% for
G = 1 and minimum CMRR of 98 dB for G = 8. A pinout opti-
mized for high CMRR over frequency enables the AD8251 to
offer a guaranteed minimum CMRR over frequency of 80 dB at
50 kHz (G = 1). The balanced input reduces the parasitics that,
in the past, had adversely affected CMRR performance.
GAIN SELECTION
This section shows users how to configure the AD8251 for
basic operation. Logic low and logic high voltage limits are
listed in the Specifications section. Typically, logic low is 0 V
and logic high is 5 V; both voltages are measured with respect
to DGND. Refer to the specifications table (Table 2) for the
permissible voltage range of DGND. The gain of the AD8251
can be set using two methods.
Transparent Gain Mode
The easiest way to set the gain is to program it directly via a
logic high or logic low voltage applied to A0 and A1. Figure 50
shows an example of this gain setting method, referred to through-
out the data sheet as transparent gain mode. Tie WR to the
negative supply to engage transparent gain mode. In this mode,
any change in voltage applied to A0 and A1 from logic low to
logic high, or vice versa, immediately results in a gain change.
Table 5 is the truth table for transparent gain mode, and Figure 50
shows the AD8251 configured in transparent gain mode.
+15V
–15V
–15V
A0
A1
WR
+IN
+5V
+5V
–IN
10μF0.1µF
10μF0.1µF
G = 8
DGND
DGND
REF
AD8251
NOTE:
1. IN TRANSPARENT GAIN MODE, WR IS TIED TO −VS.
THE VOLTAGE LEVELS ON A0 AND A1 DETERMINE
THE GAIN. IN THIS EXAMPLE, BOTH A0 AND A1 ARE
SET TO LOGIC HIGH, RESULTING IN A GAIN OF 8.
Figure 50. Transparent Gain Mode, A0 and A1 = High, G = 8


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn