전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MC100LVEP34 데이터시트(PDF) 7 Page - ON Semiconductor

부품명 MC100LVEP34
상세설명  Clock Management Design Using Low Skew and Low Jitter Devices
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC100LVEP34 데이터시트(HTML) 7 Page - ON Semiconductor

  MC100LVEP34 Datasheet HTML 1Page - ON Semiconductor MC100LVEP34 Datasheet HTML 2Page - ON Semiconductor MC100LVEP34 Datasheet HTML 3Page - ON Semiconductor MC100LVEP34 Datasheet HTML 4Page - ON Semiconductor MC100LVEP34 Datasheet HTML 5Page - ON Semiconductor MC100LVEP34 Datasheet HTML 6Page - ON Semiconductor MC100LVEP34 Datasheet HTML 7Page - ON Semiconductor MC100LVEP34 Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 8 page
background image
TND301
http://onsemi.com
7
The Challenges: We Have a Better Solution
Clock Management systems require the clocks to have low
jitter and low skew. ECL logic provides less jitter and skew
with a higher operating frequency than other technologies.
ECL logic technology offers a number of advantages over
CMOS, LVDS, and TTL in reducing clock errors caused by
jitter and skew. ECL devices have 1 ps jitter and 25 ps skew
compared to 15 ps jitter and 100 ps skew for LVDS and CMOS
devices. (See Figure 11 and Figure 12). The frequency of ECL
logic is 3 Ghz maximum frequency compared to 300 Mhz
maximum frequency for LVDS and CMOS logic (see Figure
13). The rise and fall times of clock signals is very critical for
edge placement. ECL logic provides rise and fall times of 100
ps compared to rise and fall times of 800 ps for LVDS and
CMOS logic (see Figure 14).
ECL logic technologies offer a number of advantages for
reducing the noise due to crosstalk and signal mismatch on the
backplane over CMOS, LVDS, and TTL technologies. ECL
signals are differential signals and can be individually
terminated to match the transmission impedance of the
backplane ECL signals have adequate current (50 mA) to drive
a backplane and can deliver signals with maximum frequencies
of 3 Ghz. ECL peak–to–peak output signals of 800 mV provide
a good signal–to–noise ratio and excellent EMI characteristics.
100
10
1
1000
100
2002
5
0
Figure 11. Standard I/O rms Jitter
Figure 12. Standard I/O Skew
45
40
35
30
25
20
15
10
0
Figure 13. Standard I/O Fmax
Figure 14. Standard Rise/Fall Time
Comparisons
25
1000
10
1
10000
ECL
10
15
20
2003
2001
2000
LVDS
CMOS
2002
2003
2001
2000
ECL
LVDS
CMOS
2002
2003
2001
2000
5
2002
2003
2001
2000
ECL
LVDS
CMOS
ECL/PECL
LVDS
CMOS


유사한 부품 번호 - MC100LVEP34

제조업체부품명데이터시트상세설명
logo
ON Semiconductor
MC100LVEP34 ONSEMI-MC100LVEP34 Datasheet
164Kb / 12P
   2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
February, 2005 ??Rev. 7
MC100LVEP34 ONSEMI-MC100LVEP34 Datasheet
150Kb / 12P
   2.5V / 3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip
November, 2006 ??Rev. 9
MC100LVEP34 ONSEMI-MC100LVEP34 Datasheet
106Kb / 11P
   2.5V / 3.3V ECL Clock Generation Chip
April, 2014 ??Rev. 11
MC100LVEP34D ONSEMI-MC100LVEP34D Datasheet
164Kb / 12P
   2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
February, 2005 ??Rev. 7
MC100LVEP34D ONSEMI-MC100LVEP34D Datasheet
150Kb / 12P
   2.5V / 3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip
November, 2006 ??Rev. 9
More results

유사한 설명 - MC100LVEP34

제조업체부품명데이터시트상세설명
logo
SpectraLinear Inc
SL23EP09NZ SPECTRALINEAR-SL23EP09NZ Datasheet
132Kb / 11P
   Low Jitter and Skew DC to 220MHz Clock Buffer
SL2304NZ SPECTRALINEAR-SL2304NZ Datasheet
136Kb / 9P
   Low Jitter and Skew DC to 160MHz Clock Buffer
logo
Silicon Laboratories
SL2304NZ SILABS-SL2304NZ Datasheet
151Kb / 9P
   Low Jitter and Skew DC to 140MHz Clock Buffer
SL23EP04NZ SILABS-SL23EP04NZ Datasheet
181Kb / 11P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
SL23EP09NZ SILABS-SL23EP09NZ Datasheet
174Kb / 11P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
logo
SpectraLinear Inc
SL2309NZ SPECTRALINEAR-SL2309NZ Datasheet
118Kb / 8P
   Low Jitter and Skew DC to 140 MHz Clock Buffer
SL23EP04NZ SPECTRALINEAR-SL23EP04NZ Datasheet
149Kb / 12P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
logo
Pericom Semiconductor C...
PI6C2310 PERICOM-PI6C2310 Datasheet
138Kb / 5P
   Low skew, low jitter, PLL clock buffer with divider or multiplier
logo
Integrated Circuit Syst...
ICS548-03 ICST-ICS548-03 Datasheet
75Kb / 4P
   Low Skew Clock Inverter and Divider
logo
Integrated Device Techn...
ICS548A-03 IDT-ICS548A-03 Datasheet
187Kb / 7P
   LOW SKEW CLOCK INVERTER AND DIVIDER
More results


Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com