전자부품 데이터시트 검색엔진
Selected language     Korean  ▼
부품명
         상세내용
Preview PDF Download HTML-1page HTML-10pages

TDA1315 데이터시트(Datasheet) 9 Page - NXP Semiconductors

부품명 TDA1315
상세내용  Digital audio input/output circuit DAIO
PDF  36 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo 

 9 page
background image
1995 Jul 17
9
Philips Semiconductors
Product specification
Digital audio input/output circuit (DAIO)
TDA1315H
Table 1
Summary of validity and muting in the receive mode
Note
1. X = don’t care.
INPUT CONDITIONS(1)
OUTPUTS
PLL LOCKED
MUTE
ACTIVATED
SDAUX
SELECTED
I2SOUT
ENABLED
VALIDITY BIT
INVALID
SD
X
X
X
no
X
3-state
3-state
No
X
X
yes
X
0
0
X
yes
X
yes
X
0
0
Yes
no
no
yes
0
0
IEC
Yes
no
no
yes
1
1
IEC
Yes
no
yes
yes
X
0
SDAUX
When the I2S-bus output Port is disabled by pin I2SOEN in
the stand-alone mode, pins WS, SCK, SD and INVALID
will immediately become 3-state. If, however, this is
performed in the host mode via the I2SOEN pin or the
corresponding bit in the control register, only SD and
INVALID will become 3-state immediately. Pins WS and
SCK will only become 3-state after the rising edge of
STROBE when the STROBE pulse changes the setting
from receive to transmit mode. Thus in the host mode,
when remaining in the receive mode, I2SOEN only
influences the SD and INVALID pins. Pins WS and SCK
are always enabled. When the I2S-bus output Port is
re-enabled, data output will start with the beginning of a
new stereo sample.
Transmit mode
Although the IEC subframe format supports up to 24 bits
per audio sample, the number of significant bits can be
selected as 16, 18, 20 or 24 via the control register.
Because the I2S-bus Port then operates as a receiver, the
timing has to be selected so that all data bits can be
received. Any bits unused or unsupplied will be set to
logic 0.
The information regarding audio samples that may be
unreliable or invalid has to be entered at pin INVALID
simultaneously with the data input to pin SD. The timing
will be the same as in the CD decoder ICs (e.g. the EFAB
signal of the SAA7310, see Chapter “References”[5].
As the I2S-bus Port is used as an input, it must be disabled
by the correct combination of pin I2SOEN and the
corresponding bit in the control register. The pins WS and
SCK are set to 3-state on the rising edge of STROBE,
whenever the transmit mode is activated. I2SOEN
influences only the data pin SD. This allows for three
different configurations:
• Transmit mode #1, I2SOEN = 1, I2SSEL = 1. In this
instance, I2S-bus timing and data are derived from an
external source and entered at pins WS, SCK and SD.
Output will be at pin IECO, if IECOEN permits.
• Transmit mode #2, I2SOEN = 1, I2SSEL = 0. In this
instance, I2S-bus timing is derived from an external
source and entered at pins WS and SCK and is also
supplied to another I2S-bus source, such as an ADC.
Data from that other I2S-bus source is entered at pin
SDAUX. Output will be at pin IECO, if IECOEN permits.
In this instance, I2SSEL acts as a source selector for
pins SD and SDAUX.
• Transmit mode #3, I2SOEN = 0, I2SSEL = 0. In this
instance, I2S-bus timing is derived from an external
source and entered at pins WS and SCK and is also
supplied to another I2S-bus source, such as an ADC.
Data from the other I2S-bus source is entered at pin
SDAUX. Output will be at pin IECO, if IECOEN permits,
and at pin SD. In this mode, SDAUX data is available
both at the IEC output (a type of digital monitor function)
and on the I2S-bus (e.g. for digital signal processing
purposes).
The remaining combination (I2SOEN = 0, I2SSEL = 1) is
not used. WS, SCK and SD are then 3-state.
Because the SDAUX input normally receives a signal from
an ADC, the signal at pin INVALID will not be interpreted
when this input is selected. All samples are assumed to be
valid. In all transmit modes, INVALID is an input pin.




Html 페이지

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


데이터시트



관련 부품명

부품명상세내용Html View제조사
SAA7274Audio Digital Input Circuit ADIC 1 2 3 4 5 MoreNXP Semiconductors
BH6410KNSILICON MONOLITHIC INTEGRATION CIRCUIT AUDIO I/O LSI FOR DIGITAL STILL CAMERA 1 2 3 4 5 MoreRohm
NTE1853Integrated Circuit Digital Filter for Compact Disc Digital Audio System 1 2 3 4 5 MoreNTE Electronics
SM5840FSAUDIO MULTI-FUNCTION DIGITAL FILTER 1 2 3 4 5 MoreNippon Precision Circuits Inc
MT9171ISO2-CMOS ST-BUS™ FAMILY Digital Subscriber Interface Circuit Digital Network Interface Circuit 1 2 3 4 5 MoreMitel Networks Corporation
UPD1937CMOS DIGITAL INTEGRATED CIRCUIT 1 2 3 4 5 NEC
NTE1115Integrated Circuit Audio Power Amplifier 7W 1 2 3 4 NTE Electronics
NTE1294Integrated Circuit Audio Power Amplifier 1.2W 1 2 3 NTE Electronics
NTE1368Integrated Circuit Dual Audio Power Amplifier 5.8W/Channel 1 2 NTE Electronics
NTE1433Integrated Circuit Audio Preamp 1 2 NTE Electronics

링크 URL

ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl