전자부품 데이터시트 검색엔진 |
|
FM25L256-DG 데이터시트(PDF) 2 Page - Ramtron International Corporation |
|
FM25L256-DG 데이터시트(HTML) 2 Page - Ramtron International Corporation |
2 / 14 page N O T RE C O M ME N D ED FO R N EW DE SI G N S Al te rn at iv e: FM 25 L2 56 B FM25L256 Extended Temp. Rev. 2.3 March 2007 Page 2 of 14 Instruction Decode Clock Generator Control Logic Write Protect Instruction Register Address Register Counter 8192 x 32 FRAM Array 15 Data I/O Register 8 Nonvolatile Status Register 3 WP CS HOLD SCK SO SI Figure 1. Block Diagram Pin Descriptions Pin Name I/O Description /CS Input Chip Select: This active low input activates the device. When high, the device enters low-power standby mode, ignores other inputs, and all outputs are tri-stated. When low, the device internally activates the SCK signal. A falling edge on /CS must occur prior to every op-code. SCK Input Serial Clock: All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Since the device is static, the clock frequency may be any value between 0 and 20 MHz and may be interrupted at any time. /HOLD Input Hold: The /HOLD pin is used when the host CPU must interrupt a memory operation for another task. When /HOLD is low, the current operation is suspended. The device ignores any transition on SCK or /CS. All transitions on /HOLD must occur while SCK is low. /WP Input Write Protect: This active low pin prevents write operations to the status register only. A complete explanation of write protection is provided on pages 6 and 7. SI Input Serial Input: All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications. * SI may be connected to SO for a single pin data interface. SO Output Serial Output: This is the data output pin. It is driven during a read and remains tri- stated at all other times including when /HOLD is low. Data transitions are driven on the falling edge of the serial clock. * SO may be connected to SI for a single pin data interface. VDD Supply Power Supply (3.0V to 3.6V) VSS Supply Ground |
유사한 부품 번호 - FM25L256-DG |
|
유사한 설명 - FM25L256-DG |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |