전자부품 데이터시트 검색엔진 |
|
CDCEL913 데이터시트(PDF) 6 Page - Texas Instruments |
|
|
CDCEL913 데이터시트(HTML) 6 Page - Texas Instruments |
6 / 23 page www.ti.com DEVICE CHARACTERISTICS CDCE913 CDCEL913 SCAS849A – JUNE 2007 – REVISED AUGUST 2007 over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT OVERALL PARAMETER All outputs off, fCLK = 27 MHz, All PLLS on 11 IDD Supply current (see Figure 3) fVCO = 135 MHz; mA 9 Per PLL fOUT = 27 MHz VDDOUT = 3.3 V 1.3 No load, all outputs on, IDD(OUT) Supply current (see Figure 4 and Figure 5) mA fOUT = 27 MHz VDDOUT = 1.8 V 0.7 Power-down current. Every circuit powered IDD(PD) fIN = 0 MHz, VDD = 1.9 V 30 μA down except SDA/SCL Supply voltage Vdd threshold for power-up V(PUC) 0.85 1.45 V control circuit fVCO VCO frequency range of PLL 80 230 MHz VDDOUT = 3.3 V 230 fOUT LVCMOS output frequency MHz VDDOUT = 1.8 V 230 LVCMOS PARAMETER VIK LVCMOS input voltage VDD = 1.7 V; II = –18 mA –1.2 V II LVCMOS Input current VI = 0 V or VDD; VDD = 1.9 V ±5 μA IIH LVCMOS Input current for S0/S1/S2 VI = VDD; VDD = 1.9 V 5 μA IIL LVCMOS Input current for S0/S1/S2 VI = 0 V; VDD = 1.9 V –4 μA Input capacitance at Xin/Clk VIClk = 0 V or VDD 6 CI Input capacitance at Xout VIXout = 0 V or VDD 2 pF Input capacitance at S0/S1/S2 VIS = 0 V or VDD 3 CDCE913 - LVCMOS PARAMETER FOR VDDOUT = 3.3 V – MODE VDDOUT = 3 V, IOH = –0.1 mA 2.9 VOH LVCMOS high-level output voltage VDDOUT = 3 V, IOH = –8 mA 2.4 V VDDOUT = 3 V, IOH = –12 mA 2.2 VDDOUT = 3 V, IOL = 0.1 mA 0.1 VOL LVCMOS low-level output voltage VDDOUT = 3 V, IOL = 8 mA 0.5 V VDDOUT = 3 V, IOL = 12 mA 0.8 tPLH, tPHL Propagation delay PLL bypass 3.2 ns tr/tf Rise and fall time VDDOUT = 3.3 V (20%–80%) 0.6 ns tjit(cc) Cycle-to-cycle jitter(2) (3) 1 PLL switching, Y2-to-Y3 50 70 ps tjit(per) Peak-to-peak period jitter(3) 1 PLL switching, Y2-to-Y3 60 100 ps tsk(o) Output skew (4) , See Table 2 fOUT = 50 MHz; Y1-to-Y3 60 ps odc Output duty cycle (5) fVCO = 100 MHz; Pdiv = 1 45% 55% CDCE913 – LVCMOS PARAMETER for VDDOUT = 2.5 V – Mode VDDOUT = 2.3 V, IOH = –0.1 mA 2.2 VOH LVCMOS high-level output voltage VDDOUT = 2.3 V, IOH = –6 mA 1.7 V VDDOUT = 2.3 V, IOH = –10 mA 1.6 VDDOUT = 2.3 V, IOL = 0.1 mA 0.1 VOL LVCMOS low-level output voltage VDDOUT = 2.3 V, IOL = 6 mA 0.5 V VDDOUT = 2.3 V, IOL = 10 mA 0.7 tPLH, tPHL Propagation delay PLL bypass 3.6 ns tr/tf Rise and fall time VDDOUT = 2.5 V (20%–80%) 0.8 ns tjit(cc) Cycle-to-cycle jitter(2) (3) 1 PLL switching, Y2-to-Y3 50 70 ps tjit(per) Peak-to-peak period jitter(3) 1 PLL switching, Y2-to-Y3 60 100 ps tsk(o) Output skew(4) , See Table 2 fOUT = 50 MHz; Y1-to-Y3 60 ps odc Output duty cycle(5) fVCO = 100 MHz; Pdiv = 1 45% 55% (1) All typical values are at respective nominal VDD. (2) 10000 cycles. (3) Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, fVCO = 108 MHz, fOUT = 27 MHz (measured at Y2). (4) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider. (5) odc depends on output rise and fall time (tr/tf); data sampled on rising edge (tr) 6 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated Product Folder Link(s): CDCE913 CDCEL913 |
유사한 부품 번호 - CDCEL913 |
|
유사한 설명 - CDCEL913 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |